{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,10]],"date-time":"2025-05-10T04:12:42Z","timestamp":1746850362283},"reference-count":21,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.14.20171157","type":"journal-article","created":{"date-parts":[[2017,12,20]],"date-time":"2017-12-20T17:17:20Z","timestamp":1513790240000},"page":"20171157-20171157","source":"Crossref","is-referenced-by-count":4,"title":["Dynamic control of entropy and power consumption in TRNGs for IoT applications"],"prefix":"10.1587","volume":"15","author":[{"given":"Honorio Martin","family":"Gonzalez","sequence":"first","affiliation":[{"name":"Department of Electronic Technology, Universidad Carlos III de Madrid"}]},{"given":"Enrique San Millan","family":"Heredia","sequence":"additional","affiliation":[{"name":"Department of Electronic Technology, Universidad Carlos III de Madrid"}]},{"given":"Luis Entrena","family":"Arrontes","sequence":"additional","affiliation":[{"name":"Department of Electronic Technology, Universidad Carlos III de Madrid"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] D. Jones: \u201cTrue random number generators for truly secure systems,\u201d Synopsys white paper (2015)."},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] K. Wallaceet al.: \u201cToward sensor-based random number generation for mobile and iot devices,\u201d IEEE Internet Things J. <b>3<\/b> (2016) 1189 (DOI: 10.1109\/JIOT.2016.2572638).","DOI":"10.1109\/JIOT.2016.2572638"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] T. T. Zhuet al.: \u201cError-resilient integrated clock gate for clock-tree power optimization on a wide voltage iot processor,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>25<\/b> (2017) 1681 (DOI: 10.1109\/TVLSI.2017.2652482).","DOI":"10.1109\/TVLSI.2017.2652482"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] A. Rukhin, <i>et al.<\/i>: A statistical test suite for random and pseudorandom number generators for cryptographic applications. <i>Technical Report<\/i> (2001).","DOI":"10.6028\/NIST.SP.800-22"},{"key":"5","unstructured":"[5] W. Schindler and W. Killmann: \u201cEvaluation criteria for true (physical) random number generators used in cryptographic applications,\u201d CHES\u201902 (2003) 431 (DOI: 10.1007\/3-540-36400-5_31)."},{"key":"6","unstructured":"[6] E. Barker and J. Kelsey: <i>Recommendation for the Entropy Sources Used for Random Bit Generation<\/i> (2012)."},{"key":"7","unstructured":"[7] P. Haddad, <i>et al.<\/i>: \u201cA physical approach for stochastic modeling of tero-based TRNG,\u201d CHES\u201915 (2015) 357."},{"key":"8","unstructured":"[8] V. Fischer and D. Lubicz: \u201cEmbedded evaluation of randomness in oscillator based elementary TRNG,\u201d CHES\u201914 <b>8731<\/b> (2014) 527 (DOI: 10.1007\/978-3-662-44709-3_29)."},{"key":"9","unstructured":"[9] B. Yang, <i>et al.<\/i>: \u201cTotal: Trng on-the-fly testing for attack detection using lightweight hardware,\u201d DATE\u201916 (2016) 127."},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] P. Z. Wieczorek: \u201cLightweight trng based on multiphase timing of bistables,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>63<\/b> (2016) 1043 (DOI: 10.1109\/TCSI.2016.2555248).","DOI":"10.1109\/TCSI.2016.2555248"},{"key":"11","unstructured":"[11] H. Martinet al.: \u201cA new trng based on coherent sampling with self-timed rings,\u201d IEEE Trans. Ind. Informat. <b>12<\/b> (2016) 91 (DOI: 10.1109\/TII.2015.2502183)."},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] K. Wold and C. H. Tan: \u201cAnalysis and enhancement of random number generator in FPGA based on oscillator rings,\u201d Int. J. Reconfig. Comput. <b>2009<\/b> (2009) 501672 (DOI: 10.1155\/2009\/501672).","DOI":"10.1155\/2009\/501672"},{"key":"13","unstructured":"[13] A. Cherkaoui, <i>et al.<\/i>: \u201cA very high speed true random number generator with entropy assessment,\u201d CHES\u201913 <b>8086<\/b> (2013) 179 (DOI: 10.1007\/978-3-642-40349-1_11)."},{"key":"14","unstructured":"[14] B. Yang, <i>et al.<\/i>: \u201cOn-the-fly tests for non-ideal true random number generators,\u201d ISCAS\u201915 (2015) 2017 (DOI: 10.1109\/ISCAS.2015.7169072)."},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] I. Kuon and J. Rose: \u201cMeasuring the gap between fpgas and asics,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>26<\/b> (2007) 203 (DOI: 10.1109\/TCAD.2006.884574).","DOI":"10.1109\/TCAD.2006.884574"},{"key":"16","unstructured":"[16] J. Hussein, <i>et al.<\/i>: \u201cLowering power at 28 nm with xilinx 7 series devices,\u201d White Paper: 7 Series FPGAs (2015)."},{"key":"17","unstructured":"[17] S. Henzler: <i>Power Management of Digital Circuits in Deep Sub-Micron CMOS Technologies (Springer Series in Advanced Microelectronics)<\/i> (Springer-Verlag New York, Inc., Secaucus, NJ, USA, 2006)."},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] A. A. M. Bsoulet al.: \u201cAn fpga architecture and cad flow supporting dynamically controlled power gating,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>24<\/b> (2016) 178 (DOI: 10.1109\/TVLSI.2015.2393914).","DOI":"10.1109\/TVLSI.2015.2393914"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] H. Martinet al.: \u201cFault attacks on strngs: Impact of glitches, temperature, and underpowering on randomness,\u201d IEEE Trans. Inf. Forensics Security <b>10<\/b> (2015) 266 (DOI: 10.1109\/TIFS.2014.2374072).","DOI":"10.1109\/TIFS.2014.2374072"},{"key":"20","unstructured":"[20] A. Cherkaoui, <i>et al.<\/i>: \u201cA self-timed ring based true random number generator,\u201d ASYNC\u201913 (2013) 99 (DOI: 10.1109\/ASYNC.2013.15)."},{"key":"21","unstructured":"[21] P. Haddad, <i>et al.<\/i>: \u201cOn the assumption of mutual independence of jitter realizations in p-trng stochastic models,\u201d DATE\u201914 (2014) 1 (DOI: 10.7873\/DATE.2014.052)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/2\/15_14.20171157\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,8]],"date-time":"2019-10-08T06:18:30Z","timestamp":1570515510000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/2\/15_14.20171157\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":21,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20171157","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}