{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,6,24]],"date-time":"2022-06-24T15:49:52Z","timestamp":1656085792980},"reference-count":14,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.14.20171165","type":"journal-article","created":{"date-parts":[[2017,12,12]],"date-time":"2017-12-12T17:20:45Z","timestamp":1513099245000},"page":"20171165-20171165","source":"Crossref","is-referenced-by-count":3,"title":["Measurements of metastability in MUTEX on an FPGA"],"prefix":"10.1587","volume":"15","author":[{"given":"Nguyen","family":"Van Toan","sequence":"first","affiliation":[{"name":"E-SoC Lab\/Smart Computing Lab, Dept. of Computer Engineering, Hallym University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dam Minh","family":"Tung","sequence":"additional","affiliation":[{"name":"E-SoC Lab\/Smart Computing Lab, Dept. of Computer Engineering, Hallym University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jeong-Gun","family":"Lee","sequence":"additional","affiliation":[{"name":"E-SoC Lab\/Smart Computing Lab, Dept. of Computer Engineering, Hallym University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] R. Dobkinet al.: \u201cHigh rate data synchronization in GALS SoCs,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>14<\/b> (2006) 1063 (DOI: 10.1109\/TVLSI.2006.884148).","DOI":"10.1109\/TVLSI.2006.884148"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] Zh. Yu and B. M. Baas: \u201cHigh performance, energy efficiency, and scalability with GALS chip multiprocessors,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>17<\/b> (2009) 66 (DOI: 10.1109\/TVLSI.2008.2001947).","DOI":"10.1109\/TVLSI.2008.2001947"},{"key":"3","unstructured":"[3] X. Fan, <i>et al.<\/i>: \u201cGALS design for on-chip ground bounce suppression,\u201d 17th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC) (2011) 43 (DOI: 10.1109\/ASYNC.2011.11)."},{"key":"4","unstructured":"[4] X. Fan, <i>et al.<\/i>: \u201cGALS design for spectral peak attenuation of switching current,\u201d 19th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC) (2013) 83 (DOI: 10.1109\/ASYNC.2013.28)."},{"key":"5","unstructured":"[5] B. Keller, <i>et al.<\/i>: \u201cA pausible bisynchronous FIFO for GALS systems,\u201d 21st IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC) (2015) 1 (DOI: 10.1109\/ASYNC.2015.9)."},{"key":"6","unstructured":"[6] X. Fan, <i>et al.<\/i>: \u201cPerformance analysis of GALS datalink based on pausible clocking,\u201d 18th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC) (2012) 126 (DOI: 10.1109\/ASYNC.2012.24)."},{"key":"7","unstructured":"[7] T. Polzer and A. Steininger: \u201cAn approach for efficient metastability characterization of FPGAs through the designer,\u201d 19th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC) (2013) 174 (DOI: 10.1109\/ASYNC.2013.14)."},{"key":"8","unstructured":"[8] Th. Polzer, <i>et al.<\/i>: \u201cA programmable delay line for metastability characterization in FPGAs,\u201d 24th Austrian Workshop on Microelectronic (2016) 51 (DOI: 10.1109\/Austrochip.2016.021)."},{"key":"9","unstructured":"[9] S. Beer, <i>et al.<\/i>: \u201cMetastability challenges for 65 nm and beyond; simulation and measurements,\u201d Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE) (2013) (DOI: 10.7873\/DATE.2013.268)."},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] D. J. Kinnimentet al.: \u201cMeasuring deep metastability and its effect on synchronizer performance,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>15<\/b> (2007) 1028 (DOI: 10.1109\/TVLSI.2007.902207).","DOI":"10.1109\/TVLSI.2007.902207"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] T. Polzeret al.: \u201cOn the appropriate handling of metastable voltages in FPGAs,\u201d J. Circuits Syst. Comput. <b>25<\/b> (2016) 1640020 (DOI: 10.1142\/S021812661640020X).","DOI":"10.1142\/S021812661640020X"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] D. J. Kinniment: in <i>Synchronization and Arbitration in Digital Systems<\/i> (Wiley, West Sussex, 2007) 23.","DOI":"10.1002\/9780470517147"},{"key":"13","unstructured":"[13] T. Polzer and A. Steininger: \u201cMetastability characterization for Muller C-elements,\u201d 23rd International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS) (2013) 164 (DOI: 10.1109\/PATMOS.2013.6662170)."},{"key":"14","unstructured":"[14] Xilinx Inc.: Spartan-6 FPGA Clocking Resources (2015) 57."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/1\/15_14.20171165\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,7]],"date-time":"2019-10-07T18:53:34Z","timestamp":1570474414000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/1\/15_14.20171165\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":14,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20171165","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}