{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,26]],"date-time":"2024-03-26T19:57:32Z","timestamp":1711483052336},"reference-count":15,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.14.20171202","type":"journal-article","created":{"date-parts":[[2017,12,21]],"date-time":"2017-12-21T22:17:18Z","timestamp":1513894638000},"page":"20171202-20171202","source":"Crossref","is-referenced-by-count":5,"title":["A practical, low-overhead, one-cycle correction design method for variation-tolerant digital circuits"],"prefix":"10.1587","volume":"15","author":[{"given":"Yi","family":"Yu","sequence":"first","affiliation":[{"name":"University of Chinese Academy of Sciences"},{"name":"Institute of Microelctronics of Chinese Academy of Sciences"}]},{"given":"Jia","family":"Yuan","sequence":"additional","affiliation":[{"name":"Institute of Microelctronics of Chinese Academy of Sciences"}]},{"given":"Lin-lin","family":"Xie","sequence":"additional","affiliation":[{"name":"University of Chinese Academy of Sciences"},{"name":"Institute of Microelctronics of Chinese Academy of Sciences"}]},{"given":"Shu-shan","family":"Qiao","sequence":"additional","affiliation":[{"name":"Institute of Microelctronics of Chinese Academy of Sciences"},{"name":"School of Microelectronocs, University of Chinese Academy of Science"}]},{"given":"Yong","family":"Hei","sequence":"additional","affiliation":[{"name":"Institute of Microelctronics of Chinese Academy of Sciences"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] S. Nassif, <i>et al.<\/i>: \u201cHigh performance CMOS variability in the 65 nm regime and beyond,\u201d IEEE International Electron Devices Meeting (2007) (DOI: 10.1109\/IEDM.2007.4419002)."},{"key":"2","unstructured":"[2] K. Bowman, <i>et al.<\/i>: \u201cCircuit techniques for dynamic variation tolerance,\u201d Proc. 46th Annual Design Automation Conference. ACM (2009) (DOI: 10.1145\/1629911.1629915)."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] T. Fischeret al.: \u201cA 90-nm variable frequency clock system for a power-managed itanium architecture processor,\u201d IEEE J. Solid-State Circuits <b>41<\/b> (2006) 218 (DOI: 10.1109\/JSSC.2005.859879).","DOI":"10.1109\/JSSC.2005.859879"},{"key":"4","unstructured":"[4] P. Macken, <i>et al.<\/i>: \u201cA voltage reduction technique for digital systems,\u201d 37th IEEE International Conference on Solid-State Circuits (1990) (DOI: 10.1109\/ISSCC.1990.110213)."},{"key":"5","unstructured":"[5] A. Drake, <i>et al.<\/i>: \u201cA distributed critical-path timing monitor for a 65 nm high-performance microprocessor,\u201d IEEE International Solid-State Circuits Conference. Digest of Technical Papers (2007) 398 (DOI: 10.1109\/ISSCC.2007.373462)."},{"key":"6","unstructured":"[6] D. Ernst, <i>et al.<\/i>: \u201cRazor: A low-power pipeline based on circuit-level timing speculation,\u201d 36th Annual IEEE\/ACM International Symposium on Microarchitecture (2003) 7 (DOI: 10.1109\/MICRO.2003.1253179)."},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] S. Daset al.: \u201cRazorII: In situ error detection and correction for PVT and SER tolerance,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 32 (DOI: 10.1109\/JSSC.2008.2007145).","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] I. Kwonet al.: \u201cRazor-lite: A light-weight register for error detection by observing virtual supply rails,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 2054 (DOI: 10.1109\/JSSC.2014.2328658).","DOI":"10.1109\/JSSC.2014.2328658"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] M. Fojtiket al.: \u201cBubble razor: Eliminating timing margins in an ARM cortex-M3 processor in 45 nm CMOS using architecturally independent error detection and correction,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 66 (DOI: 10.1109\/JSSC.2012.2220912).","DOI":"10.1109\/JSSC.2012.2220912"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] M. R. Choudhuryet al.: \u201cTime-borrowing circuit designs and hardware prototyping for timing error resilience,\u201d IEEE Trans. Comput. <b>63<\/b> (2014) 497 (DOI: 10.1109\/TC.2012.190).","DOI":"10.1109\/TC.2012.190"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] K. A. Bowmanet al.: \u201cEnergy-efficient and metastability-immune resilient circuits for dynamic variation tolerance.,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 49 (DOI: 10.1109\/JSSC.2008.2007148).","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"12","unstructured":"[12] J. Tschanz, <i>et al.<\/i>: \u201cA 45 nm resilient and adaptive microprocessor core for dynamic variation tolerance,\u201d IEEE International Solid-State Circuits Conference - (ISSCC) (2010) (DOI: 10.1109\/ISSCC.2010.5433922)."},{"key":"13","unstructured":"[13] J. Zhou, <i>et al.<\/i>: \u201cHEPP: A new in-situ timing-error prediction and prevention technique for variation-tolerant ultra-low-voltage designs,\u201d IEEE Asian Solid-State Circuits Conference (A-SSCC) (2013) (DOI: 10.1109\/ASSCC.2013.6690999)."},{"key":"14","unstructured":"[14] Y. Zhang, <i>et al.<\/i>: \u201c8.8 iRazor: 3-transistor current-based error detection and correction in an ARM Cortex-R4 processor,\u201d IEEE International Solid-State Circuits Conference (ISSCC) (2016) (DOI: 10.1109\/ISSCC.2016.7417956)."},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] S. Kim and M. Seok: \u201cVariation-tolerant, ultra-low-voltage microprocessor with a low-overhead, within-a-cycle in-situ timing-error detection and correction technique,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 1478 (DOI: 10.1109\/JSSC.2015.2418713).","DOI":"10.1109\/JSSC.2015.2418713"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/2\/15_14.20171202\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,1,27]],"date-time":"2018-01-27T04:03:20Z","timestamp":1517025800000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/2\/15_14.20171202\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":15,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.14.20171202","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}