{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,7,16]],"date-time":"2022-07-16T04:52:49Z","timestamp":1657947169312},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20170818","type":"journal-article","created":{"date-parts":[[2018,1,23]],"date-time":"2018-01-23T22:22:23Z","timestamp":1516746143000},"page":"20170818-20170818","source":"Crossref","is-referenced-by-count":3,"title":["An equivalent lumped circuit model for on-chip helical transformers"],"prefix":"10.1587","volume":"15","author":[{"given":"Wanghui","family":"Zou","sequence":"first","affiliation":[{"name":"School of Physics and Electronics, Changsha University of Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jin","family":"Hu","sequence":"additional","affiliation":[{"name":"School of Physics and Microelectronics, Hunan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Diping","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Physics and Microelectronics, Hunan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yun","family":"Zeng","sequence":"additional","affiliation":[{"name":"School of Physics and Microelectronics, Hunan University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] N. Shiramizu, <i>et al.<\/i>: \u201cScalable transformer model based on ladder topological equivalent circuit for Si RFICs,\u201d SiRF (2010) 12 (DOI: 10.1109\/SMIC.2010.5422954)."},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] C. Wanget al.: \u201cA physics-based equivalent-circuit model for on-chip symmetric transformers with accurate substrate modeling,\u201d IEEE Trans. Microw. Theory Techn. <b>57<\/b> (2009) 980 (DOI: 10.1109\/TMTT.2009.2014479).","DOI":"10.1109\/TMTT.2009.2014479"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] Z. Gaoet al.: \u201cA broadband and equivalent-circuit model for millimeter-wave on-chip m:n six-port transformers and baluns,\u201d IEEE Trans. Microw. Theory Techn. <b>63<\/b> (2015) 3109 (DOI: 10.1109\/TMTT.2015.2466549).","DOI":"10.1109\/TMTT.2015.2466549"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] W. Z. Chenet al.: \u201cThree-dimensional fully symmetric inductors, transformer, and balun in CMOS technology,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>54<\/b> (2007) 1413 (DOI: 10.1109\/TCSI.2007.899628).","DOI":"10.1109\/TCSI.2007.899628"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] A. Zolfaghariet al.: \u201cStacked inductors and transformers in CMOS technology,\u201d IEEE J. Solid-State Circuits <b>36<\/b> (2001) 620 (DOI: 10.1109\/4.913740).","DOI":"10.1109\/4.913740"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] O. El-Gharnitiet al.: \u201cModelling and characterization of on-chip transformers for silicon RFIC,\u201d IEEE Trans. Microw. Theory Techn. <b>55<\/b> (2007) 607 (DOI: 10.1109\/TMTT.2007.893647).","DOI":"10.1109\/TMTT.2007.893647"},{"key":"7","unstructured":"[7] W. Zou, <i>et al.<\/i>: \u201cAn improved analytical series resistance model for on-chip stacked inductors,\u201d ASICON (2013) 1 (DOI: 10.1109\/ASICON.2013.6811923)."},{"key":"8","unstructured":"[8] Y. Tang, <i>et al.<\/i>: \u201cBroadband compact model for on-chip mm-wave transformers and baluns with emphasis on capacitive coupling effects,\u201d IEEE CICC (2011) 1 (DOI: 10.1109\/CICC.2011.6055342)."},{"key":"9","unstructured":"[9] T. E. Kolding: \u201cOn-wafer calibration techniques for giga-hertz CMOS measurements,\u201d ICMTS (1999) 105 (DOI: 10.1109\/ICMTS.1999.766225)."},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] H. Greenhouse: \u201cDesign of planar rectangular microelectronic inductors,\u201d IEEE Trans. Parts Hybrids Packag. <b>10<\/b> (1974) 101 (DOI: 10.1109\/TPHP.1974.1134841).","DOI":"10.1109\/TPHP.1974.1134841"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/3\/15_15.20170818\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,10]],"date-time":"2018-02-10T03:45:14Z","timestamp":1518234314000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/3\/15_15.20170818\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":10,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20170818","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}