{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:29:33Z","timestamp":1747805373375},"reference-count":13,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20171129","type":"journal-article","created":{"date-parts":[[2018,1,15]],"date-time":"2018-01-15T22:14:10Z","timestamp":1516054450000},"page":"20171129-20171129","source":"Crossref","is-referenced-by-count":16,"title":["A novel highly reliable and low-power radiation hardened SRAM bit-cell design"],"prefix":"10.1587","volume":"15","author":[{"given":"Dianpeng","family":"Lin","sequence":"first","affiliation":[{"name":"Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiran","family":"Xu","sequence":"additional","affiliation":[{"name":"Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaonian","family":"Liu","sequence":"additional","affiliation":[{"name":"Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenyi","family":"Zhu","sequence":"additional","affiliation":[{"name":"Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lihua","family":"Dai","sequence":"additional","affiliation":[{"name":"Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mengying","family":"Zhang","sequence":"additional","affiliation":[{"name":"Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoyun","family":"Li","sequence":"additional","affiliation":[{"name":"Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Xie","sequence":"additional","affiliation":[{"name":"Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianwei","family":"Jiang","sequence":"additional","affiliation":[{"name":"Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huilong","family":"Zhu","sequence":"additional","affiliation":[{"name":"Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhengxuan","family":"Zhang","sequence":"additional","affiliation":[{"name":"Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shichang","family":"Zou","sequence":"additional","affiliation":[{"name":"Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] E. Ibeet al.: \u201cImpact of scaling on neutron-induced soft error in SRAMs from a 250 nm to a 22 nm design rule,\u201d IEEE Trans. Electron Devices <b>57<\/b> (2010) 1527 (DOI: 10.1109\/TED.2010.2047907).","DOI":"10.1109\/TED.2010.2047907"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] J. Guoet al.: \u201cSoft error hardened memory design for nanoscale complementary metal oxide semiconductor technology,\u201d IEEE Trans. Reliab. <b>64<\/b> (2015) 596 (DOI: 10.1109\/TR.2015.2410275).","DOI":"10.1109\/TR.2015.2410275"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] R. Rajaeiet al.: \u201cDesign of robust SRAM cells against single-event multiple effects for nanometer technologies,\u201d IEEE Trans. Device Mater. Rel. <b>15<\/b> (2015) 429 (DOI: 10.1109\/TDMR.2015.2456832).","DOI":"10.1109\/TDMR.2015.2456832"},{"key":"4","unstructured":"[4] T. Calinet al.: \u201cUpset hardened memory design for submicron CMOS technology,\u201d IEEE Trans. Nucl. Sci. <b>43<\/b> (1996) 2874 (DOI: 10.1109\/23.556880)."},{"key":"5","unstructured":"[5] S. M. Jahinuzzamanet al.: \u201cA soft error tolerant 10T SRAM bit-cell with differential read capability,\u201d IEEE Trans. Nucl. Sci. <b>56<\/b> (2009) 3768 (DOI: 10.1109\/TNS.2009.2032090)."},{"key":"6","unstructured":"[6] S. Sarkar, <i>et al.<\/i>: \u201cSEU tolerant SRAM cell,\u201d ISQED (2011) 1 (DOI: 10.1109\/ISQED.2011.5770789)."},{"key":"7","unstructured":"[7] D. R. Blum and J. G. Delgado-Frias: \u201cHardened by design techniques for implementing multiple-bit upset tolerant static memories,\u201d ISCAS (2007) 2786 (DOI: 10.1109\/ISCAS.2007.378631)."},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] J. D. Blacket al.: \u201cPhysics of multiple-node charge collection and impacts on single-event characterization and soft error rate prediction,\u201d IEEE Trans. Nucl. Sci. <b>60<\/b> (2013) 1836 (DOI: 10.1109\/TNS.2013.2260357).","DOI":"10.1109\/TNS.2013.2260357"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] S. Linet al.: \u201cAnalysis and design of nanoscale CMOS storage elements for single-event hardening with multiple-node upset,\u201d IEEE Trans. Device Mater. Rel. <b>12<\/b> (2012) 68 (DOI: 10.1109\/TDMR.2011.2167233).","DOI":"10.1109\/TDMR.2011.2167233"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] S. Linet al.: \u201cA 11-transistor nanoscale CMOS memory cell for hardening to soft errors,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>19<\/b> (2011) 900 (DOI: 10.1109\/TVLSI.2010.2043271).","DOI":"10.1109\/TVLSI.2010.2043271"},{"key":"11","unstructured":"[11] P. E. Dodd and L. W. Massengill: \u201cBasic mechanisms and modeling of single-event upset in digital microelectronics,\u201d IEEE Trans. Nucl. Sci. <b>50<\/b> (2003) 583 (DOI: 10.1109\/TNS.2003.813129)."},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] H. Nan and K. Choi: \u201cHigh performance, low cost, and robust soft error tolerant latch designs for nanoscale CMOS technology,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>59<\/b> (2012) 1445 (DOI: 10.1109\/TCSI.2011.2177135).","DOI":"10.1109\/TCSI.2011.2177135"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] T. Liet al.: \u201cA novel SEU hardened SRAM bit-cell design,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170413 (DOI: 10.1587\/elex.14.20170413).","DOI":"10.1587\/elex.14.20170413"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/3\/15_15.20171129\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,10]],"date-time":"2018-02-10T03:45:29Z","timestamp":1518234329000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/3\/15_15.20171129\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":13,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20171129","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}