{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T13:22:34Z","timestamp":1648819354761},"reference-count":22,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20171215","type":"journal-article","created":{"date-parts":[[2018,1,30]],"date-time":"2018-01-30T22:27:08Z","timestamp":1517351228000},"page":"20171215-20171215","source":"Crossref","is-referenced-by-count":0,"title":["A self-refereed design-for-test structure of CP-PLL for on-chip jitter measurement"],"prefix":"10.1587","volume":"15","author":[{"given":"Lanhua","family":"Xia","sequence":"first","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianhui","family":"Wu","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhikuang","family":"Cai","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] S. Sunter and A. Roy: \u201cBIST for phase-lacked loops in digital applications,\u201d IEEE Int. Test Conf. (1999) 532 (DOI: 10.1109\/TEST.1999.805777)."},{"key":"2","unstructured":"[2] K. A. Jenkins, <i>et al.<\/i>: \u201cAn on-chip jitter measurement circuit with sub-picosecond resolution,\u201d Proc. ESSCIRC (2005) 457 (DOI: 10.1109\/ESSCIR.2005.1541583)."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] J. Kaliszet al.: \u201cField-programmablegate-array-based time-to-digital converter with 200-ps resolution,\u201d IEEE Trans. Instrum. Meas. <b>46<\/b> (1997) 51 (DOI: 10.1109\/19.552156).","DOI":"10.1109\/19.552156"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] K. Nose and M. Mizuno: \u201cA 1-ps resolution jitter-measurement maro using interpolated jitter oversampling,\u201d IEEE J. Solid-State Circuits <b>41<\/b> (2006) 2911 (DOI: 10.1109\/JSSC.2006.884402).","DOI":"10.1109\/JSSC.2006.884402"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] R. Rashidzadehet al.: \u201cAn all-digital self-calibration method for a vernier-based time-to-digital converter,\u201d IEEE Trans. Instrum. Meas. <b>59<\/b> (2010) 463 (DOI: 10.1109\/TIM.2009.2024699).","DOI":"10.1109\/TIM.2009.2024699"},{"key":"6","unstructured":"[6] A. H. Chan and G. W. Roberts: \u201cA jitter characterization system using a component-invariant vernier delay line,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>12<\/b> (2004) 79 (DOI: 10.1109\/TVLSI.2003.820531)."},{"key":"7","unstructured":"[7] I. Toihria, <i>et al.<\/i>: \u201cHigh performance BIST PLL approach for VCO testing,\u201d Inter. Advanced Technologies for Signal and Image Processing (ATSIP) (2014) 517 (DOI: 10.1109\/ATSIP.2014.6834669)."},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] K. H. Chenget al.: \u201cBuilt-in jitter measurement circuit with calibration techniques for a 3-GHz clock generator,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>19<\/b> (2011) 1325 (DOI: 10.1109\/TVLSI.2010.2052377).","DOI":"10.1109\/TVLSI.2010.2052377"},{"key":"9","unstructured":"[9] C.-C. Chung and W.-J. Chu: \u201cAn all-digital on-chip jitter measurement circuit in 65 nm COMS technology,\u201d Proc. Inter. Sym. VLSI Design, Automation and Test (2011) 1 (DOI: 10.1109\/VDAT.2011.5783605)."},{"key":"10","unstructured":"[10] S. Tiwariet al.: \u201cDesign for testability architecture using the existing elements of CP-PLL for digital testing application in VLSI ASCI design,\u201d International J. VLSI Signal Pro. Appl. <b>2<\/b> (2012) 56."},{"key":"11","unstructured":"[11] S. D. Dasnurkar and J. A. Abraham: \u201cFrequency-independent parametric built in test solution for PLLs with low speed test resources,\u201d The 18th Int. Mixed-Signals, Sensors and Systems Test Workshop (2012) 73 (DOI: 10.1109\/IMS3TW.2012.24)."},{"key":"12","unstructured":"[12] S.-W. Hsiao, <i>et al.<\/i>: \u201cAnalog sensor based testing of phase-locked loop dynamic performance parameters,\u201d The 22nd Asian Test Symposium (ATS) (2013) 50 (DOI: 10.1109\/ATS.2013.19)."},{"key":"13","unstructured":"[13] L. Xia, <i>et al.<\/i>: \u201cA methodology of fault detection using design for testability of CP-PLL loops,\u201d The 20th Asia-Pacific Conference on Communications (2014) 161 (DOI: 10.1109\/APCC.2014.7091624)."},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] T. Xia and J.-C. Lo: \u201cTime-to-voltage converter for on-chip jitter measurement,\u201d IEEE Trans. Instrum. Meas. <b>52<\/b> (2003) 1738 (DOI: 10.1109\/TIM.2003.818731).","DOI":"10.1109\/TIM.2003.818731"},{"key":"15","unstructured":"[15] S.-W. Hsiao, <i>et al.<\/i>: \u201cA programmable BIST design for PLL static phase offset estimation and clock duty cycle detection,\u201d IEEE VLSI Test Symposium (VTS) (2013) 1 (DOI: 10.1109\/VTS.2013.6548912)."},{"key":"16","unstructured":"[16] T. Hashimoto, <i>et al.<\/i>: \u201cTime-to-digital converter with vernier delay mismatch compensation for high resolution on-die clock jitter measurement,\u201d Proc. IEEE Symp. VLSI (2008) 166 (DOI: 10.1109\/VLSIC.2008.4585992)."},{"key":"17","unstructured":"[17] P.-Y. Wang, <i>et al.<\/i>: \u201cAn all-digital built-in self-test technique for transfer function characterization of RF PLLs,\u201d IEEE Design, Automation Test in Europe Conference (2011) 1 (DOI: 10.1109\/DATE.2011.5763063)."},{"key":"18","unstructured":"[18] T. Xia, <i>et al.<\/i>: \u201cSelf-refereed on-chip jitter measurement circuit using Vernier oscillators,\u201d IEEE Comput. Soc. Annu. Symp. VLSI (2005) 218 (DOI: 10.1109\/ISVLSI.2005.66)."},{"key":"19","unstructured":"[19] A. Tiwari and A. K. Sahu: \u201cAn innovative approach of computational fault detection using design for testability of CP-PLL,\u201d Proc. National Conf. Comput. Comm. Syst. (2012) 1 (DOI: 10.1109\/NCCCS.2012.6413033)."},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] J. C. Hsu and C. Su: \u201cBIST for measuring clock jitter of charge-pump phase-locked loops,\u201d IEEE Trans. Instrum. Meas. <b>57<\/b> (2008) 276 (DOI: 10.1109\/TIM.2007.910109).","DOI":"10.1109\/TIM.2007.910109"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] L. Xiaet al.: \u201cBuilt-in self-test structure for fault detection of charge-pump phase-locked loop,\u201d IET Journal Circuits, Devices and Systems <b>10<\/b> (2016) 317 (DOI: 10.1049\/iet-cds.2015.0224).","DOI":"10.1049\/iet-cds.2015.0224"},{"key":"22","unstructured":"[22] A.-S. Chao and S.-J. Chang: \u201cA jitter characterizing BIST with pulse-amplifying technique,\u201d Eighteenth Asian Test Symposium (2009) 23 (DOI: 10.1109\/ATS.2009.23)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/4\/15_15.20171215\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,3,3]],"date-time":"2018-03-03T04:44:42Z","timestamp":1520052282000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/4\/15_15.20171215\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":22,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20171215","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}