{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T17:22:01Z","timestamp":1648747321242},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"9","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20171226","type":"journal-article","created":{"date-parts":[[2018,1,23]],"date-time":"2018-01-23T22:22:30Z","timestamp":1516746150000},"page":"20171226-20171226","source":"Crossref","is-referenced-by-count":0,"title":["New library development method by FSM based cell pattern extraction"],"prefix":"10.1587","volume":"15","author":[{"given":"Byung Su","family":"Kim","sequence":"first","affiliation":[{"name":"System LSI, Samsung Electronics Co. Ltd."},{"name":"Department of Semiconductor and Display Engineering, Sungkyunkwan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tae Hee","family":"Han","sequence":"additional","affiliation":[{"name":"Department of Semiconductor and Display Engineering, Sungkyunkwan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joon-Sung","family":"Yang","sequence":"additional","affiliation":[{"name":"Department of Semiconductor and Display Engineering, Sungkyunkwan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaeyong","family":"Chung","sequence":"additional","affiliation":[{"name":"Department of Electronics Engineering, Incheon National University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] Y.-T. Shyu, <i>et al.<\/i>: \u201cEffective and efficient approach for power reduction by using multi-bit flip-flops,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>21<\/b> (2013) 624 (DOI: 10.1109\/TVLSI.2012.2190535).","DOI":"10.1109\/TVLSI.2012.2190535"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] B. S. Kim, <i>et al.<\/i>: \u201cAFSEM: Advanced frequent subcircuit extraction method by graph mining approach for optimized cell library developments,\u201d ISCAS (2016) (DOI: 10.1109\/ISCAS.2016.7527327).","DOI":"10.1109\/ISCAS.2016.7527327"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] X. Yan and J. Han: \u201cgSpan: Graph-based substructure pattern mining,\u201d ICDM (2002) 7604511 (DOI: 10.1109\/ICDM.2002.1184038).","DOI":"10.1109\/ICDM.2002.1184038"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] M. Elseidy, <i>et al.<\/i>: \u201cGRAMI: Frequent subgraph and pattern mining in a single large graph,\u201d VLDB <b>7<\/b> (2014) (DOI: 10.14778\/2732286.2732289).","DOI":"10.14778\/2732286.2732289"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] B. Bringmann and S. Nijssen: \u201cWhat is frequent in a single graph?\u201d PAKDD (2008) 858 (DOI: 10.1007\/978-3-540-68125-0_84).","DOI":"10.1007\/978-3-540-68125-0_84"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] R. Roy, <i>et al.<\/i>: \u201cTransistor level optimization of digital designs with flex cells,\u201d IEEE Computer <b>38<\/b> (2005) 53 (DOI: 10.1109\/MC.2005.74).","DOI":"10.1109\/MC.2005.74"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] K. Golshan: <i>Physical Design Essentials: An ASIC Design Implementation Perspective<\/i> (Springer, 2007).","DOI":"10.1007\/978-0-387-46115-1"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] L. Huang, <i>et al.<\/i>: \u201cA fast algorithm for mining association rules,\u201d J. Comput. Sci. Technol. <b>15<\/b> (2000) 619 (DOI: 10.1007\/BF02948845).","DOI":"10.1007\/BF02948845"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] N. S. Ketkar, <i>et al.<\/i>: \u201cSubdue, compression based frequent pattern discovery in graph data,\u201d OSDM (2005) (DOI: 10.1145\/1133905.1133915).","DOI":"10.1145\/1133905.1133915"},{"key":"10","unstructured":"[10] ISCAS \u201985 Benchmark Circuits http:\/\/pld.ttu.ee\/~maksim\/benchmarks\/."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/9\/15_15.20171226\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,12]],"date-time":"2018-05-12T04:20:47Z","timestamp":1526098847000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/9\/15_15.20171226\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":10,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20171226","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}