{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T17:41:19Z","timestamp":1649007679226},"reference-count":12,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20171229","type":"journal-article","created":{"date-parts":[[2018,1,17]],"date-time":"2018-01-17T17:17:38Z","timestamp":1516209458000},"page":"20171229-20171229","source":"Crossref","is-referenced-by-count":0,"title":["An effectiveness-oriented greedy heuristic for padding short paths in ultra-low supply voltage designs"],"prefix":"10.1587","volume":"15","author":[{"given":"Yan","family":"He","sequence":"first","affiliation":[{"name":"Institute of VLSI Design, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianyi","family":"Meng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhijian","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of VLSI Design, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoyan","family":"Xiang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen","family":"Chen","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] N. Pinckneyet al.: \u201cLow-power near-threshold design: Techniques to improve energy efficiency,\u201d IEEE Solid State Circuits Mag. <b>7<\/b> (2015) 49 (DOI: 10.1109\/MSSC.2015.2418151).","DOI":"10.1109\/MSSC.2015.2418151"},{"key":"2","unstructured":"[2] N. V. Shenoy, <i>et al.<\/i>: \u201cMinimum padding to satisfy short path constraints,\u201d Int. Conf. on Computer-Aided Design (1993) 156 (DOI: 10.1109\/ICCAD.1993.580048)."},{"key":"3","unstructured":"[3] S.-H. Huang, <i>et al.<\/i>: \u201cMinimum buffer insertions for clock period minimization,\u201d Computer Communication Control and Automation (2010) (DOI: 10.1109\/3CA.2010.5533776)."},{"key":"4","unstructured":"[4] P.-C. Wu, <i>et al.<\/i>: \u201cOn timing closure: Buffer insertion for hold-violation removal,\u201d Design Automation Conf. (2014) (DOI: 10.1145\/2593069.2593171)."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Y. Liu, <i>et al.<\/i>: \u201cRe-synthesis for cost-efficient circuit-level timing speculation,\u201d Design Automation Conf. (2011) 158.","DOI":"10.1145\/2024724.2024760"},{"key":"6","unstructured":"[6] S. Yoshikawa: U.S. Patent 6 990 646 (2006)."},{"key":"7","unstructured":"[7] T. Xiao, <i>et al.<\/i>: \u201cPath aware event scheduler in Holdadvisor for fixing min timing violations,\u201d Int. Conference on Computer Design (2011) (DOI: 10.1109\/ICCD.2011.6081378)."},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] Y.-M. Yanget al.: \u201cPushPull: Short-path padding for timing error resilient circuits,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits <b>33<\/b> (2014) 558 (DOI: 10.1109\/TCAD.2014.2304681).","DOI":"10.1109\/TCAD.2014.2304681"},{"key":"9","unstructured":"[9] A. B. Kahng: \u201cNew game, new goal posts: A recent history of timing closure,\u201d Design Automation Conf. (2015) (DOI: 10.1145\/2744769.2747937)."},{"key":"10","unstructured":"[10] <i>IC Compiler User Guide<\/i> (Synopsys, Mountain View, CA, 2014)."},{"key":"11","unstructured":"[11] <i>Primetime User Guide<\/i> (Synopsys, Mountain View, CA, 2014)."},{"key":"12","unstructured":"[12] IWLS Benchmarks, Online: http:\/\/iwls.org\/iwls2005\/benchmarks.html."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/3\/15_15.20171229\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,9]],"date-time":"2019-10-09T09:27:43Z","timestamp":1570613263000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/3\/15_15.20171229\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":12,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20171229","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}