{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T06:47:18Z","timestamp":1648882038594},"reference-count":12,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20171232","type":"journal-article","created":{"date-parts":[[2018,1,14]],"date-time":"2018-01-14T17:14:40Z","timestamp":1515950080000},"page":"20171232-20171232","source":"Crossref","is-referenced-by-count":1,"title":["SPICE simulation of tunnel FET aiming at 32 kHz crystal-oscillator operation"],"prefix":"10.1587","volume":"15","author":[{"given":"Tetsufumi","family":"Tanamoto","sequence":"first","affiliation":[{"name":"Corporate R and D Center, Toshiba Corporation"}]},{"given":"Chika","family":"Tanaka","sequence":"additional","affiliation":[{"name":"Corporate R and D Center, Toshiba Corporation"}]},{"given":"Satoshi","family":"Takaya","sequence":"additional","affiliation":[{"name":"Corporate R and D Center, Toshiba Corporation"}]},{"given":"Masato","family":"Koyama","sequence":"additional","affiliation":[{"name":"Corporate R and D Center, Toshiba Corporation"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] W. Y. Choiet al.: \u201cTunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV\/dec,\u201d IEEE Electron Device Lett. <b>28<\/b> (2007) 743 (DOI: 10.1109\/LED.2007.901273).","DOI":"10.1109\/LED.2007.901273"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] A. C. Seabaughet al.: \u201cLow-voltage tunnel transistors for beyond CMOS logic,\u201d Proc. IEEE <b>98<\/b> (2010) 2095 (DOI: 10.1109\/JPROC.2010.2070470).","DOI":"10.1109\/JPROC.2010.2070470"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] A. M. Ionescuet al.: \u201cTunnel field-effect transistors as energy-efficient electronic switches,\u201d Nature <b>479<\/b> (2011) 329 (DOI: 10.1038\/nature10679).","DOI":"10.1038\/nature10679"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] H. Lu and A. C. Seabaugh: \u201cTunnel field-effect transistors: State-of-the-art,\u201d IEEE J. Electron Devices Soc. <b>2<\/b> (2014) 44 (DOI: 10.1109\/JEDS.2014.2326622).","DOI":"10.1109\/JEDS.2014.2326622"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] U. E. Avciet al.: \u201cTunnel field-effect transistors: Prospects and challenges,\u201d IEEE J. Electron Devices Soc. <b>3<\/b> (2015) 88 (DOI: 10.1109\/JEDS.2015.2390591).","DOI":"10.1109\/JEDS.2015.2390591"},{"key":"6","unstructured":"[6] S. Takagi <i>et al.<\/i>: \u201cTunneling MOSFET technologies using III-V\/Ge materials,\u201d IEDM Dig. Tech. Papers (2016) 19.5 (DOI: 10.1109\/IEDM.2016.7838454)."},{"key":"7","unstructured":"[7] T. Mori <i>et al.<\/i>: \u201cDemonstrating performance improvement of complementary TFET circuits by Ion enhancement based on isoelectronic trap technology,\u201d IEDM Dig. Tech. Papers (2016) 19.4 (DOI: 10.1109\/IEDM.2016.7838453)."},{"key":"8","unstructured":"[8] Y. Kondo <i>et al.<\/i>: \u201cThe demonstration of complementary tunnel FET with vertical tunneling junction structure compatible with Si CMOS platform,\u201d SSDM Dig. Tech. Papers (2013) D-7-1 (DOI: 10.7567\/SSDM.2013.D-7-1)."},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] W. J. Leeet al.: \u201cReconfigurable U-shaped tunnel field-effect transistor,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170758 (DOI: 10.1587\/elex.14.20170758).","DOI":"10.1587\/elex.14.20170758"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] C. Tanakaet al.: \u201cImplementation of TFET SPICE model for ultra-low power circuit analysis,\u201d IEEE J. Electron Devices Soc. <b>4<\/b> (2016) 273 (DOI: 10.1109\/JEDS.2016.2550606).","DOI":"10.1109\/JEDS.2016.2550606"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] C. Tanaka <i>et al.<\/i>: \u201cNumerical design for power integrity analysis of tunnel field effect transistors,\u201d SSDM Dig. Tech. Papers (2017) PS-3-09.","DOI":"10.7567\/SSDM.2017.PS-3-09"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] S. Mookerjeaet al.: \u201cOn enhanced miller capacitance effect in interband tunnel transistors,\u201d IEEE Electron Device Lett. <b>30<\/b> (2009) 1102 (DOI: 10.1109\/LED.2009.2028907).","DOI":"10.1109\/LED.2009.2028907"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/3\/15_15.20171232\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,9]],"date-time":"2019-10-09T06:09:21Z","timestamp":1570601361000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/3\/15_15.20171232\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":12,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20171232","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}