{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T14:32:18Z","timestamp":1772289138234,"version":"3.50.1"},"reference-count":14,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20171235","type":"journal-article","created":{"date-parts":[[2018,1,17]],"date-time":"2018-01-17T17:17:41Z","timestamp":1516209461000},"page":"20171235-20171235","source":"Crossref","is-referenced-by-count":6,"title":["A 10-bit 1.2 GS\/s 45 mW time-interleaved SAR ADC with background calibration"],"prefix":"10.1587","volume":"15","author":[{"given":"Xu","family":"Dai-guo","sequence":"first","affiliation":[{"name":"School of Microelectronics and Solid-State Electronics, University of Electronic Science and Technology of China"},{"name":"Science and Technology on Analog Integrated Circuit Laboratory"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Pu-Jie","sequence":"additional","affiliation":[{"name":"Science and Technology on Analog Integrated Circuit Laboratory"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xu","family":"Shi-liu","sequence":"additional","affiliation":[{"name":"Science and Technology on Analog Integrated Circuit Laboratory"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhang","family":"Zheng-ping","sequence":"additional","affiliation":[{"name":"Science and Technology on Analog Integrated Circuit Laboratory"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen","family":"Kai-rang","sequence":"additional","affiliation":[{"name":"Science and Technology on Analog Integrated Circuit Laboratory"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng","family":"Yi-yi","sequence":"additional","affiliation":[{"name":"Science and Technology on Analog Integrated Circuit Laboratory"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhang","family":"Jun-an","sequence":"additional","affiliation":[{"name":"Science and Technology on Analog Integrated Circuit Laboratory"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wang","family":"Jian-an","sequence":"additional","affiliation":[{"name":"Science and Technology on Analog Integrated Circuit Laboratory"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] L. Kull, <i>et al.<\/i>: \u201cA 90 GS\/s 8b 667 mW 64\u00d7 interleaved SAR ADC in 32 nm digital SOI CMOS,\u201d ISSCC Dig. Tech. Papers (2014) 378 (DOI: 10.1109\/ISSCC.2014.6757477)."},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] Y. Zhu, <i>et al.<\/i>: \u201cA 34fJ 10b 500 MS\/s partial interleaving pipelined SAR ADC,\u201d Proc. Symp. VLSI Circuits Dig. Tech. Papers (2012) 90 (DOI: 10.1109\/TVLSI.2016.2576468).","DOI":"10.1109\/TVLSI.2016.2576468"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] J.-W. Nam and M. S.-W. Chen: \u201cAn embedded passive gain technique for asynchronous SAR ADC achieving 10.2 ENOB 1.36-mW at 95-MS\/s in 65 nm CMOS,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>63<\/b> (2016) 1628 (DOI: 10.1109\/TCSI.2016.2587621).","DOI":"10.1109\/TCSI.2016.2587621"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] L. Kullet al.: \u201cA 3.1 mW 8b 1.2 GS\/s single channel asynchronous SAR ADC with alternate comparators for enhanced speed in 32 nm digital SOI CMOS,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 3049 (DOI: 10.1109\/JSSC.2013.2279571).","DOI":"10.1109\/JSSC.2013.2279571"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] L. Qiuet al.: \u201cMeta-stability immunity technique for high speed SAR ADCs,\u201d Electron. Lett. <b>53<\/b> (2017) 300 (DOI: 10.1049\/el.2016.4001).","DOI":"10.1049\/el.2016.4001"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] J. Fanget al.: \u201cA 5-GS\/s 10-b 76-mW time-interleaved SAR ADC in 28 nm CMOS,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>64<\/b> (2017) 1673 (DOI: 10.1109\/TCSI.2017.2661481).","DOI":"10.1109\/TCSI.2017.2661481"},{"key":"7","unstructured":"[7] B.-R.-S. Sung, <i>et al.<\/i>: \u201cA 21 fJ\/conv-step 9 ENOB 1.6 GS\/S 2\u00d7 time-interleaved FATI SAR ADC with background offset and timing skew calibration in 45 nm CMOS,\u201d ISSCC Dig. Tech. Papers (2015) 464 (DOI: 10.1109\/ISSCC.2015.7063127)."},{"key":"8","unstructured":"[8] M. Brandolini, <i>et al.<\/i>: \u201cA 5 GS\/S 150 mW 10b SHA-less pipelined\/SAR hybrid ADC in 28 nm CMOS,\u201d ISSCC Dig. Tech. Papers (2015) 468 (DOI: 10.1109\/ISSCC.2015.7063129)."},{"key":"9","unstructured":"[9] S. Lee, <i>et al.<\/i>: \u201cA 1 GS\/s 10b 18.9 mW time-interleaved SAR ADC with background timing skew calibration,\u201d ISSCC Dig. Tech. Papers (2014) 384 (DOI: 10.1109\/ISSCC.2014.6757480)."},{"key":"10","unstructured":"[10] N. Le Dortz, <i>et al.<\/i>: \u201cA 1.62 GS\/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70 dBFS,\u201d ISSCC Dig. Tech. Papers (2014) 386 (DOI: 10.1109\/ISSCC.2014.6757481)."},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] S. Leeet al.: \u201cA 1 GS\/s 10b 18.9 mW time-interleaved SAR ADC with background timing skew calibration,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 2846 (DOI: 10.1109\/JSSC.2014.2362851).","DOI":"10.1109\/JSSC.2014.2362851"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] D. Xuet al.: \u201cHigh-speed low-power and low-power supply voltage dynamic comparator,\u201d Electron. Lett. <b>51<\/b> (2015) 1914 (DOI: 10.1049\/el.2015.2796).","DOI":"10.1049\/el.2015.2796"},{"key":"13","unstructured":"[13] M. Abbas, <i>et al.<\/i>: \u201cClocked comparator for high-speed applications in 65 nm technology,\u201d IEEE A-SSCC Dig. Tech. Papers (2010) 1 (DOI: 10.1109\/ASSCC.2010.5716609)."},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] J. Gaoet al.: \u201cHigh-speed low-power common-mode insensitive dynamic comparator,\u201d Electron. Lett. <b>51<\/b> (2015) 134 (DOI: 10.1049\/el.2014.3272).","DOI":"10.1049\/el.2014.3272"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/3\/15_15.20171235\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,9]],"date-time":"2018-02-09T22:46:11Z","timestamp":1518216371000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/3\/15_15.20171235\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":14,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20171235","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}