{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T19:14:22Z","timestamp":1718565262036},"reference-count":14,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20171276","type":"journal-article","created":{"date-parts":[[2018,2,21]],"date-time":"2018-02-21T22:18:48Z","timestamp":1519251528000},"page":"20171276-20171276","source":"Crossref","is-referenced-by-count":5,"title":["Design of a power efficient self-adaptive LVDS driver"],"prefix":"10.1587","volume":"15","author":[{"given":"Hanyang","family":"Xu","sequence":"first","affiliation":[{"name":"ASIC and System State Key Laboratory, Fudan University"}]},{"given":"Jian","family":"Wang","sequence":"additional","affiliation":[{"name":"ASIC and System State Key Laboratory, Fudan University"}]},{"given":"Jinmei","family":"Lai","sequence":"additional","affiliation":[{"name":"ASIC and System State Key Laboratory, Fudan University"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] \u201cElectrical characteristics of low voltage differential signaling (LVDS) interface circuits,\u201d ANSI\/TIA\/EIA-644-A-2001 (2001)."},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] A. Tajalli and Y. Leblebici: \u201cA slew controlled LVDS output driver circuit in 0.18 um CMOS technology,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 538 (DOI: 10.1109\/JSSC.2008.2010788).","DOI":"10.1109\/JSSC.2008.2010788"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] M. Chenet al.: \u201cLow-voltage low-power LVDS drivers,\u201d IEEE J. Solid-State Circuits <b>40<\/b> (2005) 472 (DOI: 10.1109\/JSSC.2004.840955).","DOI":"10.1109\/JSSC.2004.840955"},{"key":"4","unstructured":"[4] R. Kleczek: \u201cThe design of low power 11.6 mW high speed 1.8 Gb\/s stand-alone LVDS driver in 0.18-\u00b5m CMOS,\u201d MIXDES (2010) 337."},{"key":"5","unstructured":"[5] R. Ayyagari and K. Gopal: \u201cLow power LVDS transmitter design and analysis,\u201d APCC (2014) 42 (DOI: 10.1109\/APCC.2014.7091602)."},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] K. Seonget al.: \u201cAll-synthesizable current-mode transmitter driver for USB2.0 interface,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>25<\/b> (2017) 788 (DOI: 10.1109\/TVLSI.2016.2600267).","DOI":"10.1109\/TVLSI.2016.2600267"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] I. Janget al.: \u201cPower-performance tradeoff analysis of CML-based high-speed transmitter designs using circuit-level optimization,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>63<\/b> (2016) 540 (DOI: 10.1109\/TCSI.2016.2528481).","DOI":"10.1109\/TCSI.2016.2528481"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] C.-Y. Lin and M.-T. Lin: \u201cImproved stacked-diode ESD protection in nanoscale CMOS technology,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170570 (DOI: 10.1587\/elex.14.20170570).","DOI":"10.1587\/elex.14.20170570"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] S. J. Hwanget al.: \u201cA pre-emphasis output buffer control scheme for a GDDR3 SDRAM interface,\u201d IEICE Electron. Express <b>5<\/b> (2008) 446 (DOI: 10.1587\/elex.5.446).","DOI":"10.1587\/elex.5.446"},{"key":"10","unstructured":"[10] I.-M. Yiet al.: \u201cA 40 mV-differential-channel-swing transceiver using a RX current-integrating TIA and a TX pre-emphasis equalizer with a CML driver at 9 Gb\/s,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>63<\/b> (2016) 122 (DOI: 10.1109\/TCSI.2015.2500420)."},{"key":"11","unstructured":"[11] ADI Inc.: 5 KV RMS 600 Mbps dual-channel LVDS isolators (2016) http:\/\/www.analog.com\/media\/cn\/technical-documentation\/data-sheets\/ADN4650-4651-4652_cn.pdf."},{"key":"12","unstructured":"[12] Xilinx Inc: Virtex-4 FPGA data sheet DC and switching characteristics (2009) https:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds595.pdf."},{"key":"13","unstructured":"[13] N. Zhang, <i>et al.<\/i>: \u201cLow-voltage and high-speed FPGA I\/O cell design in 90 nm CMOS,\u201d IEEE Conf. ASICON (2009) 533 (DOI: 10.1109\/ASICON.2009.5351636)."},{"key":"14","unstructured":"[14] Xilinx Inc: Virtex-4 FPGA user guide (2008) https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug070.pdf."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/5\/15_15.20171276\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,3,10]],"date-time":"2018-03-10T04:57:08Z","timestamp":1520657828000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/5\/15_15.20171276\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":14,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20171276","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}