{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,30]],"date-time":"2024-06-30T21:07:51Z","timestamp":1719781671087},"reference-count":20,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20180103","type":"journal-article","created":{"date-parts":[[2018,5,16]],"date-time":"2018-05-16T22:32:52Z","timestamp":1526509972000},"page":"20180103-20180103","source":"Crossref","is-referenced-by-count":3,"title":["A low complexity LDPC-BCH concatenated decoder for NAND flash memory"],"prefix":"10.1587","volume":"15","author":[{"given":"Zhongjie","family":"Chen","sequence":"first","affiliation":[{"name":"Electronic Science and Engineering School, Nanjing University"}]},{"given":"Jin","family":"Sha","sequence":"additional","affiliation":[{"name":"Electronic Science and Engineering School, Nanjing University"},{"name":"Shenzhen Research Institute, Nanjing University"}]},{"given":"Chuan","family":"Zhang","sequence":"additional","affiliation":[{"name":"National Mobile Communications Research Laboratory, Southeast University"}]},{"given":"Feng","family":"Yan","sequence":"additional","affiliation":[{"name":"Electronic Science and Engineering School, Nanjing University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] N. R. Mielke, <i>et al.<\/i>: \u201cReliability of solid-state drives based on NAND flash memory,\u201d Proc. IEEE <b>105<\/b> (2017) 1725 (DOI: 10.1109\/JPROC.2017.2725738).","DOI":"10.1109\/JPROC.2017.2725738"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] R. C. Bose and D. K. Ray-Chaudhuri: \u201cOn a class of error correcting binary group codes,\u201d Inf. Control <b>3<\/b> (1960) 68 (DOI: 10.1016\/S0019-9958(60)90287-4).","DOI":"10.1016\/S0019-9958(60)90287-4"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] J. L. Massey: \u201cTheory and practice of error control codes,\u201d Proc. IEEE <b>74<\/b> (1986) 1293 (DOI: 10.1109\/PROC.1986.13626).","DOI":"10.1109\/PROC.1986.13626"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] H. Burton: \u201cInversionless decoding of binary BCH codes,\u201d IEEE Trans. Inf. Theory <b>17<\/b> (1971) 464 (DOI: 10.1109\/TIT.1971.1054655).","DOI":"10.1109\/TIT.1971.1054655"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] I. S. Reed and M. T. Shih: \u201cVLSI design of inverse-free berlekamp-massey algorithm,\u201d IEE Proc. Comput. Digit. Tech. <b>138<\/b> (1991) 295 (DOI: 10.1049\/ip-e.1991.0040).","DOI":"10.1049\/ip-e.1991.0040"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] R. Gallager: \u201cLow-density parity-check codes,\u201d IRE Trans. Inf. Theory <b>8<\/b> (1962) 21 (DOI: 10.1109\/TIT.1962.1057683).","DOI":"10.1109\/TIT.1962.1057683"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] R. M. Tanner, <i>et al.<\/i>: \u201cLDPC block and convolutional codes based on circulant matrices,\u201d IEEE Trans. Inf. Theory <b>50<\/b> (2004) 2966 (DOI: 10.1109\/TIT.2004.838370).","DOI":"10.1109\/TIT.2004.838370"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] M.-R. Li, <i>et al.<\/i>: \u201cA low-complexity LDPC decoder for NAND flash applications,\u201d Proc. IEEE Int. Symp. Circuits Syst. (2014) 213 (DOI: 10.1109\/ISCAS.2014.6865103).","DOI":"10.1109\/ISCAS.2014.6865103"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] H.-C. Lee, <i>et al.<\/i>: \u201cOptimization techniques for the efficient implementation of high-rate layered QC-LDPC decoders,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>64<\/b> (2017) 457 (DOI: 10.1109\/TCSI.2016.2612655).","DOI":"10.1109\/TCSI.2016.2612655"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] L. Zhang, <i>et al.<\/i>: \u201cQuasi-cyclic LDPC codes: An algebraic construction, rank analysis, and codes on latin squares,\u201d IEEE Trans. Commun. <b>58<\/b> (2010) 3126 (DOI: 10.1109\/TCOMM.2010.091710.090721).","DOI":"10.1109\/TCOMM.2010.091710.090721"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] Y. Y. Tai, <i>et al.<\/i>: \u201cAlgebraic construction of quasi-cyclic LDPC codes for the AWGN and erasure channels,\u201d IEEE Trans. Commun. <b>54<\/b> (2006) 1765 (DOI: 10.1109\/TCOMM.2006.881361).","DOI":"10.1109\/TCOMM.2006.881361"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] K.-C. Ho, <i>et al.<\/i>: \u201cA 520 k (18900, 17010) array dispersion LDPC decoder architectures for NAND flash memory,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>24<\/b> (2016) 1293 (DOI: 10.1109\/TVLSI.2015.2464092).","DOI":"10.1109\/TVLSI.2015.2464092"},{"key":"13","unstructured":"[13] W. Shao, <i>et al.<\/i>: \u201cDispersed array LDPC codes and decoder architecture for NAND flash memory,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs (DOI: 10.1109\/TCSII.2017.2783438)."},{"key":"14","unstructured":"[14] T. Richardson: \u201cError floors of LDPC codes,\u201d Conference on Communication (2003) 1426."},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] P. Urard, <i>et al.<\/i>: \u201cA 135 Mb\/s DVB-S2 compliant codec based on 64800b LDPC and BCH codes,\u201d 2005 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (2005) 446 (DOI: 10.1109\/ISSCC.2005.1494061).","DOI":"10.1109\/ISSCC.2005.1494061"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] P.-H. Chen, <i>et al.<\/i>: \u201cBCH code selection and iterative decoding for BCH and LDPC concatenated coding system,\u201d IEEE Commun. Lett. <b>17<\/b> (2013) 980 (DOI: 10.1109\/LCOMM.2013.031913.130142).","DOI":"10.1109\/LCOMM.2013.031913.130142"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] J. Zhang and M. P. C. Fossorier: \u201cShuffled iterative decoding,\u201d IEEE Trans. Commun. <b>53<\/b> (2005) 209 (DOI: 10.1109\/TCOMM.2004.841982).","DOI":"10.1109\/TCOMM.2004.841982"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] C.-C. Cheng, <i>et al.<\/i>: \u201cA fully parallel LDPC decoder architecture using probabilistic min-sum algorithm for high-throughput applications,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>61<\/b> (2014) 2738 (DOI: 10.1109\/TCSI.2014.2312479).","DOI":"10.1109\/TCSI.2014.2312479"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] K. Shimizu, <i>et al.<\/i>: \u201cPartially-parallel LDPC decoder based on high-efficiency message-passing algorithm,\u201d Proc. IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2005. ICCD 2005. (2005) 503 (DOI: 10.1109\/ICCD.2005.83).","DOI":"10.1109\/ICCD.2005.83"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] J. Yuan and J. Sha: \u201c4.7-Gb\/s LDPC decoder on GPU,\u201d IEEE Commun. Lett. <b>22<\/b> (2018) 478 (DOI: 10.1109\/LCOMM.2017.2778727).","DOI":"10.1109\/LCOMM.2017.2778727"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/11\/15_15.20180103\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,6,16]],"date-time":"2018-06-16T04:28:57Z","timestamp":1529123337000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/11\/15_15.20180103\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":20,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20180103","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}