{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T15:53:40Z","timestamp":1648914820925},"reference-count":13,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"7","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20180116","type":"journal-article","created":{"date-parts":[[2018,3,26]],"date-time":"2018-03-26T18:16:56Z","timestamp":1522088216000},"page":"20180116-20180116","source":"Crossref","is-referenced-by-count":3,"title":["A high-speed realization of the delayed dual sign LMS algorithm"],"prefix":"10.1587","volume":"15","author":[{"given":"Mingjiang","family":"Wang","sequence":"first","affiliation":[{"name":"Harbin Institute of Technology (Shenzhen)"}]},{"given":"Boya","family":"Zhao","sequence":"additional","affiliation":[{"name":"Harbin Institute of Technology (Shenzhen)"}]},{"given":"Ming","family":"Liu","sequence":"additional","affiliation":[{"name":"Harbin Institute of Technology (Shenzhen)"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] P. K. Meher and S. Y. Park: \u201cCritical-path analysis and low-complexity implementation of the LMS adaptive algorithm,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>61<\/b> (2014) 778 (DOI: 10.1109\/TCSI.2013.2284173).","DOI":"10.1109\/TCSI.2013.2284173"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] M. D. Meyer and D. P. Agrawal: \u201cA high sampling rate delayed LMS filter architecture,\u201d IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. <b>40<\/b> (1993) 727 (DOI: 10.1109\/82.251841).","DOI":"10.1109\/82.251841"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] S. C. Douglas, <i>et al.<\/i>: \u201cA pipelined LMS adaptive FIR filter architecture without adaptation delay,\u201d IEEE Trans. Signal Process. <b>46<\/b> (1998) 775 (DOI: 10.1109\/78.661345).","DOI":"10.1109\/78.661345"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] G. Long, <i>et al.<\/i>: \u201cThe LMS algorithm with delayed coefficient adaptation,\u201d IEEE Trans. Accoust. Speech, and Signal Processing <b>37<\/b> (1989) 1397 (DOI: 10.1109\/29.31293).","DOI":"10.1109\/29.31293"},{"key":"5","unstructured":"[5] P. K. Meher and M. Maheshwari: \u201cA high-speed FIR adaptive filter architecture using a modified delayed LMS algorithm,\u201d ISCAS (2011) 121 (DOI: 10.1109\/ISCAS.2011.5937516)."},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] S. Y. Park and P. K. Meher: \u201cLow-power, high-throughput, and low-area adaptive FIR filter based on distributed arithmetic,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>60<\/b> (2013) 346 (DOI: 10.1109\/TCSII.2013.2251968).","DOI":"10.1109\/TCSII.2013.2251968"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] Y. Yi, <i>et al.<\/i>: \u201cHigh speed FPGA-based implementations of delayed-LMS filters,\u201d J. VLSI Signal Process. <b>39<\/b> (2005) 113 (DOI: 10.1023\/B:VLSI.0000047275.54691.be).","DOI":"10.1023\/B:VLSI.0000047275.54691.be"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] L.-K. Ting, <i>et al.<\/i>: \u201cVirtex FPGA implementation of a pipelined adaptive LMS predictor for electronic support measures receivers,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>13<\/b> (2005) 86 (DOI: 10.1109\/TVLSI.2004.840403).","DOI":"10.1109\/TVLSI.2004.840403"},{"key":"9","unstructured":"[9] B. K. Mohanty and P. K. Meher: \u201cDelayed block LMS algorithm and concurrent architecture for high-speed implementation of adaptive FIR filters,\u201d Proc. IEEE Region 10 TENCON2008 Conference (2008) 19 (DOI: 10.1109\/TENCON.2008.4766786)."},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] L.-D. Van and W.-S. Feng: \u201cAn efficient systolic architecture for the DLMS adaptive filter and its applications,\u201d IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. <b>48<\/b> (2001) 359 (DOI: 10.1109\/82.933794).","DOI":"10.1109\/82.933794"},{"key":"11","unstructured":"[11] S. Srinivasan, <i>et al.<\/i>: \u201cSplit-path fused floating point multiply accumulate (FPMAC),\u201d Proc. Symp. Comput. Arith. (2013) 17 (DOI: 10.1109\/ARITH.2013.32)."},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] D. Liu, <i>et al.<\/i>: \u201cDelay-optimized floating point fused add-subtract unit,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150642 (DOI: 10.1587\/elex.12.20150642).","DOI":"10.1587\/elex.12.20150642"},{"key":"13","unstructured":"[13] M. Lotfizad and H. S. Yazdi: \u201cModified clipped LMS algorithm,\u201d EURASIP J. Appl. Signal Process. <b>8<\/b> (2005) 1229 (DOI: 10.1155\/ASP.2005.1229)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/7\/15_15.20180116\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,14]],"date-time":"2018-04-14T00:28:58Z","timestamp":1523665738000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/7\/15_15.20180116\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":13,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20180116","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}