{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:03:54Z","timestamp":1751094234243},"reference-count":11,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20180124","type":"journal-article","created":{"date-parts":[[2018,4,5]],"date-time":"2018-04-05T22:23:24Z","timestamp":1522967004000},"page":"20180124-20180124","source":"Crossref","is-referenced-by-count":3,"title":["An improved BIJM circuit based on undersampling technique"],"prefix":"10.1587","volume":"15","author":[{"given":"Zhikuang","family":"Cai","sequence":"first","affiliation":[{"name":"College of Electronic and Optical Engineering, Nanjing University of Posts and Telecommunications"},{"name":"National ASIC System Engineering Research Center, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haobo","family":"Xu","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian","family":"Xiao","sequence":"additional","affiliation":[{"name":"College of Electronic and Optical Engineering, Nanjing University of Posts and Telecommunications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"National ASIC System Engineering Research Center, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] H. R. E. Jazi and N. Ghaderi: \u201cA novel bulk driven charge pump for low power, low voltage applications,\u201d IEICE Electron. Express <b>11<\/b> (2014) 20130934 (DOI: 10.1587\/elex.10.20130934).","DOI":"10.1587\/elex.10.20130934"},{"key":"2","unstructured":"[2] R. Kinger, <i>et al.<\/i>: \u201cExperiences with parametric BIST for production testing PLLs with picosecond precision,\u201d International Test Conference (2010) 1 (DOI: 10.1109\/TEST.2010.5699243)."},{"key":"3","unstructured":"[3] S. Bielby and G. W. Roberts: \u201cAn embedded probabilistic extraction unit for on-chip jitter measurements,\u201d IEEE International Symposium on Circuits and Systems (2015) 113 (DOI: 10.1109\/ISCAS.2015.7168583)."},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] T. Xia and J.-C. Lo: \u201cTime-to-voltage converter for on-chip jitter measurement,\u201d IEEE Trans. Instrum. Meas. <b>52<\/b> (2003) 1738 (DOI: 10.1109\/TIM.2003.818731).","DOI":"10.1109\/TIM.2003.818731"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] M. Oma\u00f1a, <i>et al.<\/i>: \u201cLow-cost on-chip clock jitter measurement scheme,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 435 (DOI: 10.1109\/TVLSI.2014.2312431).","DOI":"10.1109\/TVLSI.2014.2312431"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] R. Rashidzadeh, <i>et al.<\/i>: \u201cA delay generation technique for narrow time interval measurement,\u201d IEEE Trans. Instrum. Meas. <b>58<\/b> (2009) 2245 (DOI: 10.1109\/TIM.2009.2013685).","DOI":"10.1109\/TIM.2009.2013685"},{"key":"7","unstructured":"[7] H. Le Gall, <i>et al.<\/i>: \u201cHigh frequency jitter estimator for SoCs,\u201d IEEE European Test Symposium (2015) 1 (DOI: 10.1109\/ETS.2015.7138760)."},{"key":"8","unstructured":"[8] J.-L. Huang and K.-T. Cheng: \u201cAn on-chip short-time interval measurement technique for testing high-speed communication links,\u201d Proc. of the 19th IEEE VLSI Test Symposium (2001) 380 (DOI: 10.1109\/VTS.2001.923466)."},{"key":"9","unstructured":"[9] S. Sunter and A. Roy: \u201cPurely digital BIST for any PLL or DLL,\u201d 12th IEEE European Test Symposium (2007) 185 (DOI: 10.1109\/ETS.2007.35)."},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] K. Huang, <i>et al.<\/i>: \u201cA harmonic-free all digital delay-locked loop using an improved fast-locking successive approximation register-controlled scheme,\u201d IEICE Trans. Electron. <b>E92.C<\/b> (2009) 1541 (DOI: 10.1587\/transele.E92.C.1541).","DOI":"10.1587\/transele.E92.C.1541"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] K.-H. Cheng, <i>et al.<\/i>: \u201cA 6-GHz built-in jitter measurement circuit using multiphasesampler,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>58<\/b> (2011) 492 (DOI: 10.1109\/TCSII.2011.2158753).","DOI":"10.1109\/TCSII.2011.2158753"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/8\/15_15.20180124\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,28]],"date-time":"2018-04-28T04:23:42Z","timestamp":1524889422000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/8\/15_15.20180124\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":11,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20180124","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}