{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T21:35:08Z","timestamp":1775856908864,"version":"3.50.1"},"reference-count":12,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20180144","type":"journal-article","created":{"date-parts":[[2018,4,10]],"date-time":"2018-04-10T22:15:33Z","timestamp":1523398533000},"page":"20180144-20180144","source":"Crossref","is-referenced-by-count":3,"title":["An efficient controlled LFSR hybrid BIST scheme"],"prefix":"10.1587","volume":"15","author":[{"given":"Tieqiao","family":"Liu","sequence":"first","affiliation":[{"name":"Hangzhou Dianzi University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Liu","sequence":"additional","affiliation":[{"name":"Guangdong University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi","family":"Liu","sequence":"additional","affiliation":[{"name":"Hangzhou Dianzi University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] A. Jas, <i>et al.<\/i>: \u201cWeighted pseudo-random hybrid BIST,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>12<\/b> (2004) 1277 (DOI: 10.1109\/TVLSI.2004.837985).","DOI":"10.1109\/TVLSI.2004.837985"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] S. Wang, <i>et al.<\/i>: \u201cA low overhead high test compression technique using pattern clustering with N-detection test support,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>18<\/b> (2010) 1672 (DOI: 10.1109\/TVLSI.2009.2026420).","DOI":"10.1109\/TVLSI.2009.2026420"},{"key":"3","unstructured":"[3] E. Kalligeros, <i>et al.<\/i>: \u201cReseeding-based test set embedding with reduced test sequences,\u201d Proc. of Int\u2019l Symp. Quality Electronic Design (2005) 226 (DOI: 10.1109\/ISQED.2005.105)."},{"key":"4","unstructured":"[4] C. Hu, <i>et al.<\/i>: \u201cBIST structure and test pattern generation method based on controlled LFSR,\u201d Journal of Circuits and Systems <b>3<\/b> (2002) 13 (DOI: 10.3969\/j.issn.1007-0249.2002.03.003)."},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] Z. You, <i>et al.<\/i>: \u201cA scan disabling-based BAST scheme for test cost reduction,\u201d IEICE Electron. Express <b>8<\/b> (2011) 1367 (DOI: 10.1587\/elex.8.1367).","DOI":"10.1587\/elex.8.1367"},{"key":"6","unstructured":"[6] M. Chodacki: \u201cGenetic algorithm for self-test path and circular self-test path design,\u201d Proc. of Asian Conference on Intelligent Information and Database Systems (2017) 403 (DOI: 10.1007\/978-3-319-54430-4_39)."},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] D. Magos, <i>et al.<\/i>: \u201cAn accumulator based test-per-clock scheme,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>19<\/b> (2011) 1090 (DOI: 10.1109\/TVLSI.2010.2043452).","DOI":"10.1109\/TVLSI.2010.2043452"},{"key":"8","unstructured":"[8] C.-M. Shiao, <i>et al.<\/i>: \u201cA test-per-cycle BIST architecture with low area overhead and no storage requirement,\u201d Proc. of 2016 International Symposium on VLSI Design, Automation and Test (VLSI-DAT) (2016) 1 (DOI: 10.1109\/VLSI-DAT.2016.7482556)."},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] T. Liu, <i>et al.<\/i>: \u201cAn effective logic BIST scheme based on LFSR-reseeding and TVAC,\u201d Int. J. Electron. <b>101<\/b> (2014) 1217 (DOI: 10.1080\/00207217.2013.828189).","DOI":"10.1080\/00207217.2013.828189"},{"key":"10","unstructured":"[10] O. Novak and J. Nosek: \u201cTest-per-clock testing of the circuits with scan,\u201d Proc. of 7th IEEE International On-Line Testing Workshop (2001) 90 (DOI: 10.1109\/OLT.2001.937825)."},{"key":"11","unstructured":"[11] T. Hosokawa, <i>et al.<\/i>: \u201cA design for testability method using RTL partitioning,\u201d Proc. of the Fifth Asian (1996) 88 (DOI: 10.1109\/ATS.1996.555142)."},{"key":"12","unstructured":"[12] J. Rajski, <i>et al.<\/i>: \u201cTest-per-clock based on dynamically-partitioned reconfigurable scan chains,\u201d United States Patent US9714981. 07\/25\/2017."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/8\/15_15.20180144\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,28]],"date-time":"2018-04-28T04:23:51Z","timestamp":1524889431000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/8\/15_15.20180144\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":12,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20180144","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}