{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,8]],"date-time":"2024-07-08T00:51:37Z","timestamp":1720399897517},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20180152","type":"journal-article","created":{"date-parts":[[2018,4,3]],"date-time":"2018-04-03T18:18:06Z","timestamp":1522779486000},"page":"20180152-20180152","source":"Crossref","is-referenced-by-count":2,"title":["Data deletion method for security improvement of Flash memories"],"prefix":"10.1587","volume":"15","author":[{"given":"Ruishan","family":"Xin","sequence":"first","affiliation":[{"name":"School of Microelectronics, Tianjin University"},{"name":"Tianjin Key Laboratory of Imaging and Sensing Microelectronic Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mao","family":"Ye","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Tianjin University"},{"name":"Tianjin Key Laboratory of Imaging and Sensing Microelectronic Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jia","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Tianjin University"},{"name":"Tianjin Key Laboratory of Imaging and Sensing Microelectronic Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Hu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Tianjin University"},{"name":"Tianjin Key Laboratory of Imaging and Sensing Microelectronic Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiqiang","family":"Zhao","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Tianjin University"},{"name":"Tianjin Key Laboratory of Imaging and Sensing Microelectronic Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] C. C. Chung, <i>et al.<\/i>: \u201cA high-performance wear-leveling algorithm for flash memory system,\u201d IEICE Electron. Express <b>9<\/b> (2012) 1874 (DOI: 10.1587\/elex.9.1874).","DOI":"10.1587\/elex.9.1874"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] J. W. Park, <i>et al.<\/i>: \u201cSub-grouped superblock management for high-performance flash storages,\u201d IEICE Electron. Express <b>6<\/b> (2009) 297 (DOI: 10.1587\/elex.6.297).","DOI":"10.1587\/elex.6.297"},{"key":"3","unstructured":"[3] J. Wang, <i>et al.<\/i>: \u201cA study of residual characteristics in floating gate transistors,\u201d Sci. China Inf. Sci. <b>61<\/b> (2018) 069402 (DOI: 10.1007\/s11432-017-9145-2)."},{"key":"4","unstructured":"[4] P. Gutmann: \u201cData remanence in semiconductor devices,\u201d Conference on Usenix Security Symposium (2001) 4."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] S. Skorobogatov: \u201cData remanence in flash memory devices,\u201d Conference on Cryptographic Hardware and Embedded Systems (2005) 339.","DOI":"10.1007\/11545262_25"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] C. Friederich: in <i>Inside NAND Flash Memories<\/i>, ed. R. Micheloni (Springer, Netherlands, 2010) 55.","DOI":"10.1007\/978-90-481-9431-5_3"},{"key":"7","unstructured":"[7] P. Pavan, <i>et al.<\/i>: \u201cFloating gate devices: Operation and compact modeling,\u201d IEEE Circuits Devices Mag. <b>22<\/b> (2006) 33 (DOI: 10.1109\/MCD.2006.1708380)."},{"key":"8","unstructured":"[8] S. Yamada, <i>et al.<\/i>: \u201cDegradation mechanism of flash EEPROM programming after program\/erase cycles,\u201d Electron Devices Meeting (1993) 23 (DOI: 10.1109\/IEDM.1993.347407)."},{"key":"9","unstructured":"[9] Atlas user\u2019s manual: Silvaco International Software (2010)."},{"key":"10","unstructured":"[10] S. S. Chung, <i>et al.<\/i>: \u201cA Spice-compatible flash EEPROM model feasible for transient and program\/erase cycling endurance simulation,\u201d Electron Devices Meeting (1999) 179 (DOI: 10.1109\/IEDM.1999.823874)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/8\/15_15.20180152\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,13]],"date-time":"2019-10-13T21:03:21Z","timestamp":1571000601000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/8\/15_15.20180152\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":10,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20180152","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}