{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,3,25]],"date-time":"2023-03-25T04:44:51Z","timestamp":1679719491234},"reference-count":11,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20180330","type":"journal-article","created":{"date-parts":[[2018,4,26]],"date-time":"2018-04-26T22:24:55Z","timestamp":1524781495000},"page":"20180330-20180330","source":"Crossref","is-referenced-by-count":3,"title":["Application specific cache design using STT-RAM based block-RAM for FPGA-based soft processors"],"prefix":"10.1587","volume":"15","author":[{"given":"Hyunwoo","family":"Park","sequence":"first","affiliation":[{"name":"Department of Computer Engineering, Sogang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyun","family":"So","sequence":"additional","affiliation":[{"name":"Department of Computer Engineering, Sogang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hyukjun","family":"Lee","sequence":"additional","affiliation":[{"name":"Department of Computer Engineering, Sogang University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] P. Yiannacouras, <i>et al.<\/i>: \u201cApplication-specific customization of soft processor microarchitecture,\u201d Proc. of the ACM\/SIGDA 14th international symposium on Field programmable gate arrays (2006) 201 (DOI: 10.1145\/1117201.1117231).","DOI":"10.1145\/1117201.1117231"},{"key":"2","unstructured":"[2] Altera: Nios II Gen2 Processor Reference Guide (2015) https:\/\/www.altera.com\/en_US\/pdfs\/literature\/hb\/nios2\/n2cpu-nii5v1gen2.pdf."},{"key":"3","unstructured":"[3] Xilinx: MicroBlaze Processor Reference Guide (2013) http:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx14_7\/mb_ref_guide.pdf."},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] X. Dong, <i>et al.<\/i>: \u201cNVSim: A circuit-level performance, energy, and area model for emerging nonvolatile memory,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>31<\/b> (2012) 994 (DOI: 10.1109\/TCAD.2012.2185930).","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] D. Burger and T. M. Austin: \u201cThe SimpleScalar tool set,\u201d SIGARCH Comput. Archit. News <b>25<\/b> (1997) 13 (DOI: 10.1145\/268806.268810).","DOI":"10.1145\/268806.268810"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] M. R. Guthaus, <i>et al.<\/i>: \u201cMiBench: A free, commercially representative embedded benchmark suite,\u201d Proc. of the IEEE International Workshop on Workload Characterization (2001) 3 (DOI: 10.1109\/WWC.2001.990739).","DOI":"10.1109\/WWC.2001.990739"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] J. L. Henning: \u201cSpec cpu2006 benchmark descriptions,\u201d SIGARCH Comput. Archit. News <b>34<\/b> (2006) 1 (DOI: 10.1145\/1186736.1186737).","DOI":"10.1145\/1186736.1186737"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] H. Wong, <i>et al.<\/i>: \u201cComparing FPGA vs. custom cmos and the impact on processor microarchitecture,\u201d Proc. of the 19th ACM\/SIGDA international symposium on Field programmable gate arrays (2011) 5 (DOI: 10.1145\/1950413.1950419).","DOI":"10.1145\/1950413.1950419"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] H. Le and V. K. Prasanna: \u201cScalable high throughput and power efficient IP-lookup on FPGA,\u201d Proc. of IEEE Symposium on Field Programmable Custom Computing Machines (2009) 167 (DOI: 10.1109\/FCCM.2009.42).","DOI":"10.1109\/FCCM.2009.42"},{"key":"10","unstructured":"[10] Xilinx: 7 Series FPGAs Memory Resources User Guide (2014) http:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug473_7Series_Memory_Resources.pdf."},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] J. Li, <i>et al.<\/i>: \u201cSTT-RAM based energy-efficiency hybrid cache for CMPs,\u201d Proc. of IEEE\/IFIP 19th International Conference on VLSI and System-on-Chip (2011) 31 (DOI: 10.1109\/VLSISoC.2011.6081626).","DOI":"10.1109\/VLSISoC.2011.6081626"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/10\/15_15.20180330\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,26]],"date-time":"2018-05-26T04:27:40Z","timestamp":1527308860000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/10\/15_15.20180330\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":11,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20180330","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}