{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T03:36:05Z","timestamp":1779334565506,"version":"3.51.4"},"reference-count":13,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20180332","type":"journal-article","created":{"date-parts":[[2018,5,6]],"date-time":"2018-05-06T22:03:06Z","timestamp":1525644186000},"page":"20180332-20180332","source":"Crossref","is-referenced-by-count":3,"title":["Offset voltage suppressed sense amplifier with self-adaptive distribution transformation technique"],"prefix":"10.1587","volume":"15","author":[{"given":"Chunyu","family":"Peng","sequence":"first","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lingyu","family":"Kong","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiulong","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiting","family":"Lin","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hua","family":"Xu","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junning","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] M. F. Chang, <i>et al.<\/i>: \u201cA sub-0.3 V area-efficient L-shaped 7T SRAM withread bitline swing expansion schemes based on boosted read-bitline, asymmetric-VTH read-port, and offset cell VDD biasing techniques,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 2558 (DOI: 10.1109\/JSSC.2013.2273835).","DOI":"10.1109\/JSSC.2013.2273835"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] H. Jeong, <i>et al.<\/i>: \u201cTrip-point bit-line precharge sensing scheme for single-ended SRAM,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 1370 (DOI: 10.1109\/TVLSI.2014.2337958).","DOI":"10.1109\/TVLSI.2014.2337958"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] Z. Lin, <i>et al.<\/i>: \u201cA pipeline replica bitline technique for suppressing timing variation of SRAM sense amplifiers in a 28-nm CMOS process,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 669 (DOI: 10.1109\/JSSC.2016.2634701).","DOI":"10.1109\/JSSC.2016.2634701"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] S. L. M. Hassan, <i>et al.<\/i>: \u201cComparative study on 8T SRAM with different type of sense amplifier,\u201d IEEE International Conference on Semiconductor Electronics (ICSE) (2014) 321 (DOI: 10.1109\/SMELEC.2014.6920862).","DOI":"10.1109\/SMELEC.2014.6920862"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] S. B. Tan, <i>et al.<\/i>: \u201cMulti-stage dual replica bit-line delay technique for process-variation-robust timing of low voltage SRAM sense amplifier,\u201d Frontiers Inf. Technol. Electronic Eng. <b>16<\/b> (2015) 700 (DOI: 10.1631\/FITEE.1400439).","DOI":"10.1631\/FITEE.1400439"},{"key":"6","unstructured":"[6] M. Khayatzadeh, <i>et al.<\/i>: \u201cA reconfigurable sense amplifier with 3X offset reduction in 28 nm FDSOI CMOS,\u201d Proc. Symp. VLSI Circuits (VLSI Circuits) (2015) C207 (DOI: 10.1109\/VLSIC.2015.7231284)."},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] B. Liu, <i>et al.<\/i>: \u201cA low-voltage SRAM sense amplifier with offset cancelling using digitized multiple body biasing,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>64<\/b> (2017) 442 (DOI: 10.1109\/TCSII.2016.2563660).","DOI":"10.1109\/TCSII.2016.2563660"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] C. H. Chan, <i>et al.<\/i>: \u201cA voltage-controlled capacitance offset calibration technique for high resolution dynamic comparator,\u201d IEEE Soc Design Conference (2009) 392 (DOI: 10.1109\/SOCDC.2009.5423836).","DOI":"10.1109\/SOCDC.2009.5423836"},{"key":"9","unstructured":"[9] G. Van der Plas, <i>et al.<\/i>: \u201cA 0.16 pJ\/conversion-step 2.5 mW 1.25 GS\/s 4b ADC in a 90 nm digital CMOS process,\u201d IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers (2006) 2310 (DOI: 10.1109\/ISSCC.2006.1696294)."},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] T. Song, <i>et al.<\/i>: \u201cA robust latch-type sense amplifier using adaptive latch resistance,\u201d IEEE International Conference on Ic Design and Technology (2010) 182 (DOI: 10.1109\/ICICDT.2010.5510258).","DOI":"10.1109\/ICICDT.2010.5510258"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] H. Jeong, <i>et al.<\/i>: \u201cBitline precharging and preamplifying switching pMOS for high-speed low-power SRAM,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>63<\/b> (2016) 1059 (DOI: 10.1109\/TCSII.2016.2548100).","DOI":"10.1109\/TCSII.2016.2548100"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] Y. H. Chen, <i>et al.<\/i>: \u201cCompact measurement schemes for bit-line swing, sense amplifier offset voltage, and word-line pulse width to characterize sensing tolerance margin in a 40 nm fully functional embedded SRAM,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 969 (DOI: 10.1109\/JSSC.2012.2185180).","DOI":"10.1109\/JSSC.2012.2185180"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] S. H. Woo, <i>et al.<\/i>: \u201cOffset voltage estimation model for latch-type sense amplifiers,\u201d IET Circuits Dev. Syst. <b>4<\/b> (2010) 503 (DOI: 10.1049\/iet-cds.2010.0092).","DOI":"10.1049\/iet-cds.2010.0092"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/10\/15_15.20180332\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,26]],"date-time":"2018-05-26T04:28:06Z","timestamp":1527308886000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/10\/15_15.20180332\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":13,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20180332","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}