{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,9]],"date-time":"2024-05-09T13:15:29Z","timestamp":1715260529589},"reference-count":17,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20180376","type":"journal-article","created":{"date-parts":[[2018,5,15]],"date-time":"2018-05-15T22:27:25Z","timestamp":1526423245000},"page":"20180376-20180376","source":"Crossref","is-referenced-by-count":1,"title":["Impact of mutual inductance on timing in nano-scale SoC"],"prefix":"10.1587","volume":"15","author":[{"given":"Kazuyuki","family":"Sakata","sequence":"first","affiliation":[{"name":"Renesas Electronics Corp."},{"name":"JEITA Semiconductor & System Design Technical Committee"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takashi","family":"Hasegawa","sequence":"additional","affiliation":[{"name":"Sony LSI Design"},{"name":"JEITA Semiconductor & System Design Technical Committee"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kouji","family":"Ichikawa","sequence":"additional","affiliation":[{"name":"DENSO CORPORATION"},{"name":"JEITA Semiconductor & System Design Technical Committee"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toshiki","family":"Kanamoto","sequence":"additional","affiliation":[{"name":"Hirosaki University"},{"name":"JEITA Semiconductor & System Design Technical Committee"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] K. Banerjee and A. Mehrotra: \u201cAnalysis of on-chip inductance effects for distributed RLC interconnects,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>21<\/b> (2002) 904 (DOI: 10.1109\/TCAD.2002.800459).","DOI":"10.1109\/TCAD.2002.800459"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] T. Sato, <i>et al.<\/i>: \u201cAccurate prediction of the impact of on-chip inductance on interconnect delay using electrical and physical parameter-based RSF,\u201d The ASP-DAC Asia and South Pacific Design Automation Conference (2003) 149 (DOI: 10.1109\/ASPDAC.2003.1195008).","DOI":"10.1109\/ASPDAC.2003.1195008"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] A. Roy, <i>et al.<\/i>: \u201cAnalysis of the impacts of signal slew and skew on the behavior of coupled RLC interconnects for different switching patterns,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>18<\/b> (2010) 338 (DOI: 10.1109\/TVLSI.2008.2011911).","DOI":"10.1109\/TVLSI.2008.2011911"},{"key":"4","unstructured":"[4] T. Murgan, <i>et al.<\/i>: \u201cTiming and power consumption in high-speed very deep sub-micron on-chip interconnects,\u201d J. Integr. Circuits Syst. <b>1<\/b> (2006) 25."},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] M. S. Ullah and M. H. Chowdhury: \u201cAnalytical models of high-speed RLC interconnect delay for complex and real poles,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>25<\/b> (2017) 1831 (DOI: 10.1109\/TVLSI.2017.2654921).","DOI":"10.1109\/TVLSI.2017.2654921"},{"key":"6","unstructured":"[6] \u201cIEEE standard for integrated circuit (IC) open library architecture (OLA),\u201d IEEE Std 1481-2009 (2009) c1-658 (DOI: 10.1109\/IEEESTD.2009.5430852)."},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] T. Sakurai: \u201cClosed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs,\u201d IEEE Trans. Electron Devices <b>40<\/b> (1993) 118 (DOI: 10.1109\/16.249433).","DOI":"10.1109\/16.249433"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] S. Gohshi: \u201cRealtime super resolution for 4K\/8K with nonlinear signal processing,\u201d SMPTE Motion Imaging J. <b>124<\/b> (2015) 51 (DOI: 10.5594\/j18614).","DOI":"10.5594\/j18614"},{"key":"9","unstructured":"[9] P. Clayton: <i>Inductance: Loop and Partial<\/i> (John Wiley &amp; Sons, 2011) 145 (DOI: 10.1002\/9780470561232)."},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] G. Zhong and C.-K. Koh: \u201cExact closed-form formula for partial mutual inductances of rectangular conductors,\u201d IEEE Trans. Circuits Syst. I, Fundam. Theory Appl. <b>50<\/b> (2003) 1349 (DOI: 10.1109\/TCSI.2003.817778).","DOI":"10.1109\/TCSI.2003.817778"},{"key":"11","unstructured":"[11] K. Sakata, <i>et al.<\/i>: \u201cPrediction of the impact of mutual inductance on timing towards nano-scale SoC,\u201d The 21st Workshop on Synthesis and System Integration of Mixed Information Technologies (2018) R1-13."},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] A. Todoroki and T. Ishikawa: \u201cDesign of experiments for stacking sequence optimizations with genetic algorithm using response surface approximation,\u201d Compos. Struct. <b>64<\/b> (2004) 349 (DOI: 10.1016\/j.compstruct.2003.09.004).","DOI":"10.1016\/j.compstruct.2003.09.004"},{"key":"13","unstructured":"[13] D. Singh, <i>et al.<\/i>: \u201cImpact of width variation of global inductive VLSI interconnect line,\u201d IJCA Special Issue on Electronics, Information and Communication Engineering ICEICE(6) (2011)."},{"key":"14","unstructured":"[14] The International Technology Roadmap for Semiconductors (2013 ed.) http:\/\/www.itrs2.net\/2013-itrs.html."},{"key":"15","unstructured":"[15] Predictive Technology Model (PTM), http:\/\/ptm.asu.edu\/."},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] T. Kanamoto, <i>et al.<\/i>: \u201cStructure optimization for timing in nano scale FinFET,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150297 (DOI: 10.1587\/elex.12.20150297).","DOI":"10.1587\/elex.12.20150297"},{"key":"17","unstructured":"[17] ANSYS Inc.: Q3D Extractor, http:\/\/www.ansys.com\/products\/electronics\/ansys-q3d-extractor\/."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/11\/15_15.20180376\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,6,16]],"date-time":"2018-06-16T04:35:30Z","timestamp":1529123730000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/11\/15_15.20180376\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":17,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20180376","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}