{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T08:54:02Z","timestamp":1648889642118},"reference-count":11,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20180433","type":"journal-article","created":{"date-parts":[[2018,5,27]],"date-time":"2018-05-27T22:53:02Z","timestamp":1527461582000},"page":"20180433-20180433","source":"Crossref","is-referenced-by-count":1,"title":["Countermeasure against fault sensitivity analysis based on clock check block"],"prefix":"10.1587","volume":"15","author":[{"given":"Jinbao","family":"Zhang","sequence":"first","affiliation":[{"name":"College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ning","family":"Wu","sequence":"additional","affiliation":[{"name":"College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fen","family":"Ge","sequence":"additional","affiliation":[{"name":"College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fang","family":"Zhou","sequence":"additional","affiliation":[{"name":"College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoqing","family":"Zhang","sequence":"additional","affiliation":[{"name":"College of Electrical Engineering, Anhui Polytechnic University,"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] J. Daemen and V. Rijmen: <i>The Design of Rijndael: AES \u2014 The Advanced Encryption Standard<\/i> (Springer-Verlag, Berlin, Germany, 2002).","DOI":"10.1007\/978-3-662-04722-4"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] N. F. Ghalaty, <i>et al.<\/i>: \u201cDifferential fault intensity analysis,\u201d Proc. IEEE Int. Conf. FDTC Workshops (2014) 49 (DOI: 10.1109\/FDTC.2014.15).","DOI":"10.1109\/FDTC.2014.15"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] A. Barenghi, <i>et al.<\/i>: \u201cFault injection attacks on cryptographic devices: Theory, practice, and countermeasures,\u201d Proc. IEEE <b>100<\/b> (2012) 3056 (DOI: 10.1109\/JPROC.2012.2188769).","DOI":"10.1109\/JPROC.2012.2188769"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] Y. Li, <i>et al.<\/i>: \u201cFault sensitivity analysis,\u201d Conf. CHES Workshops, Proc. LNCS <b>6225<\/b> (2010) 320 (DOI: 10.1007\/978-3-642-15031-9_22).","DOI":"10.1007\/978-3-642-15031-9_22"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] S. Endo, <i>et al.<\/i>: \u201cA silicon-level countermeasure against fault sensitivity analysis and its evaluation,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 1429 (DOI: 10.1109\/TVLSI.2014.2339892).","DOI":"10.1109\/TVLSI.2014.2339892"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] A. Moradi, <i>et al.<\/i>: \u201cOn the power of fault sensitivity analysis and collision side-channel attacks in a combined setting,\u201d CHES 2011, LNCS <b>6917<\/b> (2011) 292 (DOI: 10.1007\/978-3-642-23951-9_20).","DOI":"10.1007\/978-3-642-23951-9_20"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] Y. Li, <i>et al.<\/i>: \u201cAn extension of fault sensitivity analysis based on clockwise collision,\u201d Inscrypt 2012, LNCS <b>7763<\/b> (2012) 46 (DOI: 10.1007\/978-3-642-38519-3_4).","DOI":"10.1007\/978-3-642-38519-3_4"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] A. Wang, <i>et al.<\/i>: \u201cFault rate analysis: Breaking masked AES hardware implementations efficiently,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>60<\/b> (2013) 517 (DOI: 10.1109\/TCSII.2013.2268379).","DOI":"10.1109\/TCSII.2013.2268379"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] S. Endo, <i>et al.<\/i>: \u201cAn efficient countermeasure against fault sensitivity analysis using configurable delay blocks,\u201d Proc. IEEE Int. Conf. FDTC Workshops (2012) 95 (DOI: 10.1109\/FDTC.2012.12).","DOI":"10.1109\/FDTC.2012.12"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] N. F. Ghalaty, <i>et al.<\/i>: \u201cAnalyzing and eliminating the causes of fault sensitivity analysis,\u201d Proc. Design, Automation and Test in Europe Conference and Exhibition (DATE) (2014) 1 (DOI: 10.7873\/DATE.2014.217).","DOI":"10.7873\/DATE.2014.217"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] L. Wang, <i>et al.<\/i>: \u201cAn implementation of fast-locking and wide-range 11-bit reversible SAR DLL,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>57<\/b> (2010) 421 (DOI: 10.1109\/TCSII.2010.2048379).","DOI":"10.1109\/TCSII.2010.2048379"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/11\/15_15.20180433\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,6,16]],"date-time":"2018-06-16T04:52:43Z","timestamp":1529124763000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/11\/15_15.20180433\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":11,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20180433","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}