{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T17:29:07Z","timestamp":1771694947635,"version":"3.50.1"},"reference-count":11,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"13","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20180509","type":"journal-article","created":{"date-parts":[[2018,6,11]],"date-time":"2018-06-11T22:31:05Z","timestamp":1528756265000},"page":"20180509-20180509","source":"Crossref","is-referenced-by-count":7,"title":["A 2 GS\/s 14-bit current-steering DAC in 65 nm CMOS technology for wireless transmitter"],"prefix":"10.1587","volume":"15","author":[{"given":"Luxun","family":"Chang","sequence":"first","affiliation":[{"name":"Ocean College, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaijie","family":"Ding","sequence":"additional","affiliation":[{"name":"Ocean College, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiwei","family":"Xu","sequence":"additional","affiliation":[{"name":"Ocean College, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chunyi","family":"Song","sequence":"additional","affiliation":[{"name":"Ocean College, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jipeng","family":"Li","sequence":"additional","affiliation":[{"name":"TYHX Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dingkai","family":"Zou","sequence":"additional","affiliation":[{"name":"TYHX Inc."}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] S. Spiridon, <i>et al.<\/i>: \u201cA 375 mW multimode DAC-based transmitter with 2.2 GHz signal bandwidth and in-band IM3 &lt; \u221258 dBc in 40 nm CMOS,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 1595 (DOI: 10.1109\/JSSC.2013.2253219).","DOI":"10.1109\/JSSC.2013.2253219"},{"key":"2","unstructured":"[2] M. Khafaji, <i>et al.<\/i>: \u201cSFDR considerations for current steering high-speed digital to analog converters,\u201d IEEE Bipolar\/BiCMOS Circuits and Technology Meeting (2012) 1 (DOI: 10.1109\/BCTM.2012.6352646)."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] F.-T. Chou, <i>et al.<\/i>: \u201cA compact 12-bit DAC with novel bias scheme,\u201d IEICE Electron. Express <b>11<\/b> (2014) 20140572 (DOI: 10.1587\/elex.11.20140572).","DOI":"10.1587\/elex.11.20140572"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] P. Palmers and M. S. J. Steyaert: \u201cA 10-bit 1.6-GS\/s 27-mW current-steering D\/A converter with 550-MHz 54-dB SFDR bandwidth in 130-nm CMOS,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>57<\/b> (2010) 2870 (DOI: 10.1109\/TCSI.2010.2052491).","DOI":"10.1109\/TCSI.2010.2052491"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] J. Kim, <i>et al.<\/i>: \u201cA 12-b, 1-GS\/s 6.1 mW current-steering DAC in 14 nm FinFET with 80 dB SFDR for 2G\/3G\/4G cellular application,\u201d IEEE Radio Frequency Integrated Circuits Symposium (2017) 248 (DOI: 10.1109\/RFIC.2017.7969064).","DOI":"10.1109\/RFIC.2017.7969064"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] G. Manganaro: <i>Advanced Data Converters<\/i> (Cambridge University Press, 2012) 149.","DOI":"10.1017\/CBO9780511794292"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] T. Miki, <i>et al.<\/i>: \u201cAn 80-MHz 8-bit CMOS D\/A converter,\u201d IEEE J. Solid-State Circuits <b>21<\/b> (1986) 983 (DOI: 10.1109\/JSSC.1986.1052639).","DOI":"10.1109\/JSSC.1986.1052639"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] W.-H. Hsiao, <i>et al.<\/i>: \u201cAutomatic common-centroid layout generation for binary-weighted capacitors in charge-scaling DAC,\u201d IEEE International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (2012) 173 (DOI: 10.1109\/SMACD.2012.6339445).","DOI":"10.1109\/SMACD.2012.6339445"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] H. Van de Vel, <i>et al.<\/i>: \u201cA 240 mW 16b 3.2 GS\/s DAC in 65 nm CMOS with &lt;\u221280 dBc IM3 up to 600 MHz,\u201d ISSCC Digest of Technical Papers (2014) 206 (DOI: 10.1109\/ISSCC.2014.6757402).","DOI":"10.1109\/ISSCC.2014.6757402"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] S. Su and M. S.-W. Chen: \u201cA 12b 2 GS\/s dual-rate hybrid DAC with pulsed timing-error pre-distortion and in-band noise Cancellation Achieving &gt;74 dBc SFDR up to 1 GHz in 65 nm CMOS,\u201d IEEE International Solid-State Circuits Conference (2016) 456 (DOI: 10.1109\/ISSCC.2016.7418104).","DOI":"10.1109\/ISSCC.2016.7418104"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] B. Brandt, <i>et al.<\/i>: \u201cA 14b 4.6 GS\/s RF DAC in 0.18 \u00b5m CMOS for cable head-end systems,\u201d ISSCC Digest of Technical Papers (2014) 390 (DOI: 10.1109\/ISSCC.2014.6757483).","DOI":"10.1109\/ISSCC.2014.6757483"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/13\/15_15.20180509\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,25]],"date-time":"2022-08-25T13:41:40Z","timestamp":1661434900000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/13\/15_15.20180509\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":11,"journal-issue":{"issue":"13","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20180509","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}