{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,2,14]],"date-time":"2023-02-14T13:58:16Z","timestamp":1676383096615},"reference-count":12,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"14","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20180552","type":"journal-article","created":{"date-parts":[[2018,7,3]],"date-time":"2018-07-03T22:44:03Z","timestamp":1530657843000},"page":"20180552-20180552","source":"Crossref","is-referenced-by-count":2,"title":["Design of power efficient stable 1-bit full adder circuit"],"prefix":"10.1587","volume":"15","author":[{"given":"Shahmini","family":"Subramaniam","sequence":"first","affiliation":[{"name":"Digital VLSI Design Research Group, Faculty of Engineering and Technology, Multimedia University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ajay Kumar","family":"Singh","sequence":"additional","affiliation":[{"name":"Digital VLSI Design Research Group, Faculty of Engineering and Technology, Multimedia University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gajula Ramana","family":"Murthy","sequence":"additional","affiliation":[{"name":"Digital VLSI Design Research Group, Faculty of Engineering and Technology, Multimedia University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Ch. Saraswathi, <i>et al.<\/i>: \u201cHigh performance and energy efficient FinFET based 1-bit PT full adders,\u201d IEEE I. C. Computational Intelligence and Computing Research (2016) 1 (DOI: 10.1109\/ICCIC.2016.7919605).","DOI":"10.1109\/ICCIC.2016.7919605"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] A. Roohi, <i>et al.<\/i>: \u201cVoltage-based concatenatable full adder using spin hall effect switching,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>36<\/b> (2017) 2134 (DOI: 10.1109\/TCAD.2017.2661800).","DOI":"10.1109\/TCAD.2017.2661800"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] A. A. Tahrim, <i>et al.<\/i>: \u201cDesign and Performance Analysis of 1-Bit FinFET Full Adder Cells for Subthreshold Region at 16 nm Process Technology,\u201d J. Nanomaterials <b>2015<\/b> (2015) 726175 (DOI: 10.1155\/2015\/726175).","DOI":"10.1155\/2015\/726175"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] I. Obridko and R. Ginosar: \u201cMinimal energy asynchronous dynamic adders,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>14<\/b> (2006) 1043 (DOI: 10.1109\/TVLSI.2006.884056).","DOI":"10.1109\/TVLSI.2006.884056"},{"key":"5","unstructured":"[5] K. Purnima, <i>et al.<\/i>: \u201cDesign of modified shannon based full adder cell using PTL logic for low power applications,\u201d IJCSIT <b>3<\/b> (2012) 2964."},{"key":"6","unstructured":"[6] K. R. Kumar, <i>et al.<\/i>: \u201cDesign of 2T XOR gate based full adder using GDI technique,\u201d IEEE I. C. on Innovative Mechanisms for Industry Applications (2017) 10 (DOI: 10.1109\/ICIMIA.2017.7975590)."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] Deepa and V. S. Kumar: \u201cAnalysis of energy efficient PTL based full adders using different nanometer technologies,\u201d IEEE I. C. Electronics and Communication Systems (2015) 310 (DOI: 10.1109\/ECS.2015.7124914).","DOI":"10.1109\/ECS.2015.7124914"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] Y.-B. Fang, <i>et al.<\/i>: \u201cAn all-n-type dynamic adder for ultra-low-leakage IoT devices,\u201d IEEE I. C. ASIC (2017) 68 (DOI: 10.1109\/ASICON.2017.8252413).","DOI":"10.1109\/ASICON.2017.8252413"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] K. S. Jitendra, <i>et al.<\/i>: \u201cA new low-power full-adder cell for low voltage using CNTFETs,\u201d IEEE I. C. Electronics Comput. Artif. Intell. (2017) 1 (DOI: 10.1109\/ECAI.2017.8166425).","DOI":"10.1109\/ECAI.2017.8166425"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] G. K. Reddy: \u201cLow power-area pass transistor logic based ALU design using low power full adder design,\u201d IEEE I. C. Intelligent Systems and Control (2015) 1 (DOI: 10.1109\/ISCO.2015.7282289).","DOI":"10.1109\/ISCO.2015.7282289"},{"key":"11","unstructured":"[11] K. Nehru, <i>et al.<\/i>: \u201cDesign of low power ALU using 8T FA and PTL based MUX circuits,\u201d IEEE I. C. Advances in Engineering, Science and Management (2012) 145."},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] A. K. Singh, <i>et al.<\/i>: \u201cLow power and high performance single-ended sense amplifier,\u201d J. Circuits Syst. Comput. <b>22<\/b> (2013) 1350062-1 (DOI: 10.1142\/S021812661350062X).","DOI":"10.1142\/S021812661350062X"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/14\/15_15.20180552\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,7,28]],"date-time":"2018-07-28T04:18:21Z","timestamp":1532751501000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/14\/15_15.20180552\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":12,"journal-issue":{"issue":"14","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20180552","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}