{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,17]],"date-time":"2026-01-17T23:54:19Z","timestamp":1768694059741,"version":"3.49.0"},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"15","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20180617","type":"journal-article","created":{"date-parts":[[2018,7,19]],"date-time":"2018-07-19T22:28:21Z","timestamp":1532039301000},"page":"20180617-20180617","source":"Crossref","is-referenced-by-count":11,"title":["A high efficient CTLE for 12.5 Gbps receiver of JESD204B standard"],"prefix":"10.1587","volume":"15","author":[{"given":"Gang","family":"Chen","sequence":"first","affiliation":[{"name":"School of Physical Science and Technology, University of Sichuan"},{"name":"Science and Technology on Analog Integrated Circuit Laboratory"}]},{"given":"Min","family":"Gong","sequence":"additional","affiliation":[{"name":"School of Physical Science and Technology, University of Sichuan"}]},{"given":"Dongbing","family":"Fu","sequence":"additional","affiliation":[{"name":"Science and Technology on Analog Integrated Circuit Laboratory"}]},{"given":"Junan","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, Chongqing University of Technology"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] M. Fujishima, <i>et al.<\/i>: \u201cA 33 Gb\/s combined adaptive CTLE and half-rate look-ahead DFE in 0.13 \u00b5m BiCMOS technology for serial link,\u201d IEICE Electron. Express <b>10<\/b> (2018) 0125 (DOI: 10.1587\/elex.15.20170764).","DOI":"10.1587\/elex.15.20170764"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] A. Aghighi, <i>et al.<\/i>: \u201cA 10-Gb\/s low-power low-voltage CTLE using gate and bulk driven transistors,\u201d ICECS (2016) 217 (DOI: 10.1109\/ICECS.2016.7841171).","DOI":"10.1109\/ICECS.2016.7841171"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] Y.-H. Kim, <i>et al.<\/i>: \u201cAn 11.5 Gb\/s 1\/4th baud-rate CTLE and two-tap DFE with boosted high frequency gain in 110-nm CMOS,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 588 (DOI: 10.1109\/TVLSI.2014.2314147).","DOI":"10.1109\/TVLSI.2014.2314147"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] S. Luetkemeier, <i>et al.<\/i>: \u201cData and edge decision feedback equalizer with &gt;1.0-UI timing margin for both data and edge samples,\u201d IEICE Electron. Express <b>10<\/b> (2014) 484 (DOI: 10.1587\/elex.11.20140274).","DOI":"10.1587\/elex.11.20140274"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] W.-S. Kim and W.-Y. Choi: \u201cA 10-Gb\/s low-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram,\u201d IEICE Electron. Express <b>10<\/b> (2013) 20130030 (DOI: 10.1587\/elex.10.20130030).","DOI":"10.1587\/elex.10.20130030"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] N. Nedovic, <i>et al.<\/i>: \u201cA 3 Watt 39.8\u201344.6 Gb\/s dual-mode SFI5.2 SerDes chip set in 65 nm CMOS,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 2016 (DOI: 10.1109\/JSSC.2010.2057970).","DOI":"10.1109\/JSSC.2010.2057970"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] H. Kimura, <i>et al.<\/i>: \u201cA 28 Gb\/s 560 mW multi-standard SerDes with single-stage analog front-end and 14-tap decision feedback equalizer in 28 nm CMOS,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 3091 (DOI: 10.1109\/JSSC.2014.2349974).","DOI":"10.1109\/JSSC.2014.2349974"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] Y. Tomita, <i>et al.<\/i>: \u201cA 10-Gb\/s receiver with series equalizer and on-chip ISI monitor in 0.11 \u00b5m CMOS,\u201d IEEE J. Solid-State Circuits <b>40<\/b> (2005) 986 (DOI: 10.1109\/JSSC.2005.845563).","DOI":"10.1109\/JSSC.2005.845563"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] H. Wang and J. Lee: \u201cA 21-Gb\/s 87-mW transceiver with FFE\/DFE\/analog equalizer in 65-nm CMOS technology,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 909 (DOI: 10.1109\/JSSC.2010.2040117).","DOI":"10.1109\/JSSC.2010.2040117"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] K. Jung, <i>et al.<\/i>: \u201cPower analysis and optimization for high-speed I\/O transceivers,\u201d IEEE MWSCAS (2011) (DOI: 10.1109\/MWSCAS.2011.6026623).","DOI":"10.1109\/MWSCAS.2011.6026623"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/15\/15_15.20180617\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,8,11]],"date-time":"2018-08-11T04:20:34Z","timestamp":1533961234000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/15\/15_15.20180617\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":10,"journal-issue":{"issue":"15","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20180617","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}