{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,2,1]],"date-time":"2024-02-01T16:23:22Z","timestamp":1706804602065},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"17","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20180656","type":"journal-article","created":{"date-parts":[[2018,8,8]],"date-time":"2018-08-08T22:58:58Z","timestamp":1533769138000},"page":"20180656-20180656","source":"Crossref","is-referenced-by-count":6,"title":["A novel SEU tolerant memory cell for space applications"],"prefix":"10.1587","volume":"15","author":[{"given":"Dianpeng","family":"Lin","sequence":"first","affiliation":[{"name":"Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiran","family":"Xu","sequence":"additional","affiliation":[{"name":"Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoyun","family":"Li","sequence":"additional","affiliation":[{"name":"Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Xie","sequence":"additional","affiliation":[{"name":"Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianwei","family":"Jiang","sequence":"additional","affiliation":[{"name":"Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiangchuan","family":"Ren","sequence":"additional","affiliation":[{"name":"Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huilong","family":"Zhu","sequence":"additional","affiliation":[{"name":"Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhengxuan","family":"Zhang","sequence":"additional","affiliation":[{"name":"Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shichang","family":"Zou","sequence":"additional","affiliation":[{"name":"Shanghai Institute of Micro-system and Information Technology, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] E. Ibe, <i>et al.<\/i>: \u201cImpact of scaling on neutron-induced soft error in SRAMs from a 250 nm to a 22 nm design rule,\u201d IEEE Trans. Electron Devices <b>57<\/b> (2010) 1527 (DOI: 10.1109\/TED.2010.2047907).","DOI":"10.1109\/TED.2010.2047907"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] P. E. Dodd and L. W. Massengill: \u201cBasic mechanisms and modeling of single-event upset in digital microelectronics,\u201d IEEE Trans. Nucl. Sci. <b>50<\/b> (2003) 583 (DOI: 10.1109\/TNS.2003.813129).","DOI":"10.1109\/TNS.2003.813129"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] S. M. Jahinuzzaman, <i>et al.<\/i>: \u201cA soft error tolerant 10T SRAMbit-cellwith differential read capability,\u201d IEEE Trans. Nucl. Sci. <b>56<\/b> (2009) 3768 (DOI: 10.1109\/TNS.2009.2032090).","DOI":"10.1109\/TNS.2009.2032090"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] I.-S. Jung, <i>et al.<\/i>: \u201cA novel sort error hardened 10T SRAM cells for low voltage operation,\u201d MWSCAS (2012) 714 (DOI: 10.1109\/MWSCAS.2012.6292120).","DOI":"10.1109\/MWSCAS.2012.6292120"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] S. Lin, <i>et al.<\/i>: \u201cAnalysis and design of nanoscale CMOS storage elements for single-event hardening with multiple-node upset,\u201d IEEE Trans. Device Mater. Rel. <b>12<\/b> (2012) 68 (DOI: 10.1109\/TDMR.2011.2167233).","DOI":"10.1109\/TDMR.2011.2167233"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] S. Lin, <i>et al.<\/i>: \u201cA 11-transistor nanoscale CMOS memory cell for hardening to soft errors,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>19<\/b> (2011) 900 (DOI: 10.1109\/TVLSI.2010.2043271).","DOI":"10.1109\/TVLSI.2010.2043271"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] H. Nan, <i>et al.<\/i>: \u201cHigh performance, low cost, and robust soft error tolerant latch designs for nanoscale CMOS technology,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>59<\/b> (2012) 1445 (DOI: 10.1109\/TCSI.2011.2177135).","DOI":"10.1109\/TCSI.2011.2177135"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] G. C. Messenger, <i>et al.<\/i>: \u201cCollection of charge on junction nodes from ion tracks,\u201d IEEE Trans. Nucl. Sci. <b>29<\/b> (1982) 2024 (DOI: 10.1109\/TNS.1982.4336490).","DOI":"10.1109\/TNS.1982.4336490"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] G. Zhang, <i>et al.<\/i>: \u201cA novel single event upset hardened CMOS SRAM cell,\u201d IEICE Electron. Express <b>9<\/b> (2012) 140 (DOI: 10.1587\/elex.9.140).","DOI":"10.1587\/elex.9.140"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] C.-Y. Hsieh, <i>et al.<\/i>: \u201cIndependently-controlled-gate finFET Schmitt trigger sub-threshold SRAMS,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>20<\/b> (2012) 1201 (DOI: 10.1109\/TVLSI.2011.2156435).","DOI":"10.1109\/TVLSI.2011.2156435"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/17\/15_15.20180656\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,9,16]],"date-time":"2018-09-16T00:47:21Z","timestamp":1537058841000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/17\/15_15.20180656\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":10,"journal-issue":{"issue":"17","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20180656","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}