{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T14:26:18Z","timestamp":1648823178167},"reference-count":12,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"16","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20180660","type":"journal-article","created":{"date-parts":[[2018,7,31]],"date-time":"2018-07-31T22:24:13Z","timestamp":1533075853000},"page":"20180660-20180660","source":"Crossref","is-referenced-by-count":0,"title":["A 4 GS\/s 6-bit 4-2 segmented current-steering DAC with compact current cells"],"prefix":"10.1587","volume":"15","author":[{"given":"Bao","family":"Li","sequence":"first","affiliation":[{"name":"School of Electronics Engineering and Computer Science, Peking University"},{"name":"Shanghai Research Institute of Microelectronics, Peking University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Long","family":"Zhao","sequence":"additional","affiliation":[{"name":"School of Electronics Engineering and Computer Science, Peking University"},{"name":"Shanghai Research Institute of Microelectronics, Peking University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuhua","family":"Cheng","sequence":"additional","affiliation":[{"name":"School of Electronics Engineering and Computer Science, Peking University"},{"name":"Shanghai Research Institute of Microelectronics, Peking University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] X. Wu, <i>et al.<\/i>: \u201cA 130 nm CMOS 6-bit full Nyquist 3 GS\/s DAC,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 2396 (DOI: 10.1109\/JSSC.2008.2004527).","DOI":"10.1109\/JSSC.2008.2004527"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] B. C. Kim, <i>et al.<\/i>: \u201cA 1 V 6-bit 2.4 GS\/s Nyquist CMOS DAC for UWB systems,\u201d IEEE MTT-S International Microwave Symposium (2010) 912 (DOI: 10.1109\/MWSYM.2010.5515600).","DOI":"10.1109\/MWSYM.2010.5515600"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] F. N. U. Juanda, <i>et al.<\/i>: \u201cA 10-GS\/s 4-bit single-core digital-to-analog converter for cognitive ultrawidebands,\u201d IEEE Trans. Circuits Syst. II, Express Briefs <b>64<\/b> (2017) 16 (DOI: 10.1109\/TCSII.2016.2551544).","DOI":"10.1109\/TCSII.2016.2551544"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] S.-N. Kim, <i>et al.<\/i>: \u201cA 6-bit 3.3 GS\/s current-steering DAC with stacked unit cell structure,\u201d J. Semiconductor Technology and Science <b>12<\/b> (2012) 270 (DOI: 10.5573\/JSTS.2012.12.3.270).","DOI":"10.5573\/JSTS.2012.12.3.270"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] C.-H. Lin and K. Bult: \u201cA 10-b, 500-MSample\/s CMOS DAC in 0.6 mm<sup>2<\/sup>,\u201d IEEE J. Solid-State Circuits <b>33<\/b> (1998) 1948 (DOI: 10.1109\/4.735535).","DOI":"10.1109\/4.735535"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] T. Chen and G. G. E. Gielen: \u201cThe analysis and improvement of a current-steering DACs dynamic SFDR-I: The cell-dependent delay differences,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>53<\/b> (2006) 3 (DOI: 10.1109\/TCSI.2005.854409).","DOI":"10.1109\/TCSI.2005.854409"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] G. I. Radulov, <i>et al.<\/i>: \u201cA 28-nm CMOS 1 V 3.5 GS\/s 6-bit DAC with signal-independent delta-I noise DfT scheme,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 44 (DOI: 10.1109\/TVLSI.2014.2298055).","DOI":"10.1109\/TVLSI.2014.2298055"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] G. I. Radulov, <i>et al.<\/i>: \u201cA 28-nm CMOS 7-GS\/s 6-bit DAC with DfT clock and memory reaching SFDR &gt;50 dB up to 1 GHz,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 1941 (DOI: 10.1109\/TVLSI.2014.2350540).","DOI":"10.1109\/TVLSI.2014.2350540"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] J. Yuan and C. Svensson: \u201cHigh-speed CMOS circuit technique,\u201d IEEE J. Solid-State Circuits <b>24<\/b> (1989) 62 (DOI: 10.1109\/4.16303).","DOI":"10.1109\/4.16303"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] A. Nazemi, <i>et al.<\/i>: \u201cA 36 Gb\/s PAM4 transmitter using an 8b 18 GS\/S DAC in 28 nm CMOS,\u201d ISSCC Dig. Tech. Papers (2015) 1 (DOI: 10.1109\/ISSCC.2015.7062924).","DOI":"10.1109\/ISSCC.2015.7062924"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] G. A. Rincon-Mora and P. E. Allen: \u201cA low-voltage, low quiescent current low drop-out regulator,\u201d IEEE J. Solid-State Circuits <b>33<\/b> (1998) 36 (DOI: 10.1109\/4.654935).","DOI":"10.1109\/4.654935"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] M. J. M. Pelgrom, <i>et al.<\/i>: \u201cMatching properties of MOS transistors,\u201d IEEE J. Solid-State Circuits <b>24<\/b> (1989) 1433 (DOI: 10.1109\/JSSC.1989.572629).","DOI":"10.1109\/JSSC.1989.572629"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/16\/15_15.20180660\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,8,25]],"date-time":"2018-08-25T04:36:40Z","timestamp":1535171800000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/16\/15_15.20180660\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":12,"journal-issue":{"issue":"16","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20180660","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}