{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,3]],"date-time":"2024-07-03T12:42:35Z","timestamp":1720010555443},"reference-count":17,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"20","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20180758","type":"journal-article","created":{"date-parts":[[2018,9,10]],"date-time":"2018-09-10T18:35:23Z","timestamp":1536604523000},"page":"20180758-20180758","source":"Crossref","is-referenced-by-count":4,"title":["A robust, subthreshold 12T SRAM bitcell with BL leakage compensation and bit-interleaving capability"],"prefix":"10.1587","volume":"15","author":[{"given":"De-bin","family":"Kong","sequence":"first","affiliation":[{"name":"Institute of Microelctronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Jia","family":"Yuan","sequence":"additional","affiliation":[{"name":"Institute of Microelctronics of Chinese Academy of Sciences"}]},{"given":"Shan-shan","family":"Li","sequence":"additional","affiliation":[{"name":"School of Microelectronics, University of Chinese Academy of Sciences"}]},{"given":"Heng","family":"You","sequence":"additional","affiliation":[{"name":"Institute of Microelctronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Shu-shan","family":"Qiao","sequence":"additional","affiliation":[{"name":"Institute of Microelctronics of Chinese Academy of Sciences"},{"name":"School of Microelectronics, University of Chinese Academy of Sciences"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] C. H. I. Kim, <i>et al.<\/i>: \u201cUltra-low-power DLMS adaptive filter for hearing aid applications,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>11<\/b> (2003) 1058 (DOI: 10.1109\/TVLSI.2003.819573).","DOI":"10.1109\/TVLSI.2003.819573"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] D. Liu and C. Svensson: \u201cTrading speed for low power by choice of supply and threshold voltages,\u201d IEEE J. Solid-State Circuits <b>28<\/b> (1993) 10 (DOI: 10.1109\/4.179198).","DOI":"10.1109\/4.179198"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] S. Mukhopadhyay, <i>et al.<\/i>: \u201cModeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>24<\/b> (2005) 1859 (DOI: 10.1109\/TCAD.2005.852295).","DOI":"10.1109\/TCAD.2005.852295"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] T. Suzuki, <i>et al.<\/i>: \u201cA stable 2-port SRAM cell design against simultaneously read\/write-disturbed accesses,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 2109 (DOI: 10.1109\/JSSC.2008.2001872).","DOI":"10.1109\/JSSC.2008.2001872"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] M. E. Sinangil, <i>et al.<\/i>: \u201cA 28 nm 2 Mbit 6T SRAM with highly configurable low-voltage write-ability assist implementation and capacitor-based sense-amplifier input offset compensation,\u201d IEEE J. Solid-State Circuits <b>51<\/b> (2016) 557 (DOI: 10.1109\/JSSC.2015.2498302).","DOI":"10.1109\/JSSC.2015.2498302"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] Y.-H. Chen, <i>et al.<\/i>: \u201c13.5 A 16 nm 128 Mb SRAM in high-\u03ba metal-gate FinFET technology with write-assist circuitry for low-VMIN applications,\u201d ISSCC Dig. Tech. Papers (2014) 238 (DOI: 10.1109\/ISSCC.2014.6757416).","DOI":"10.1109\/ISSCC.2014.6757416"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] E. Karl, <i>et al.<\/i>: \u201cA 4.6 GHz 162 Mb SRAM design in 22 nm tri-gate CMOS technology with integrated read and write assist circuitry,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 150 (DOI: 10.1109\/JSSC.2012.2213513).","DOI":"10.1109\/JSSC.2012.2213513"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] T. Song, <i>et al.<\/i>: \u201c13.2 A 14 nm FinFET 128 Mb 6T SRAM with VMIN-enhancement techniques for low-power applications,\u201d ISSCC Dig. Tech. Papers (2014) 232 (DOI: 10.1109\/ISSCC.2014.6757413).","DOI":"10.1109\/ISSCC.2014.6757413"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] L. Chang, <i>et al.<\/i>: \u201cA 5.3 GHz 8T-SRAM with operation down to 0.41 V in 65 nm CMOS,\u201d Symp. VLSI Circuits Dig. (2007) 252 (DOI: 10.1109\/VLSIC.2007.4342739).","DOI":"10.1109\/VLSIC.2007.4342739"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] J. Cai, <i>et al.<\/i>: \u201cA PMOS read-port 8T SRAM cell with optimized leakage power and enhanced performance,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20161188 (DOI: 10.1587\/elex.14.20161188).","DOI":"10.1587\/elex.14.20161188"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] T. H. Kim, <i>et al.<\/i>: \u201cA 0.2 V, 480 kb subthreshold SRAM with 1 k cells per bitline for ultra-low-voltage computing,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 518 (DOI: 10.1109\/JSSC.2007.914328).","DOI":"10.1109\/JSSC.2007.914328"},{"key":"12","unstructured":"[12] P. Hazucha, <i>et al<\/i>.: \u201cNeutron soft error rate measurements in a 90-nm CMOS process and scaling trends in SRAM from 0.25-\/spl mu\/m to 90-nm generation,\u201d IEEE IEDM (2003) 21.5.1 (DOI: 10.1109\/IEDM.2003.1269336)."},{"key":"13","unstructured":"[13] J. Maiz, <i>et al<\/i>.: \u201cCharacterization of multi-bit soft error events in advanced SRAMs,\u201d IEEE IEDM (2003) 21.4.1 (DOI: 10.1109\/IEDM.2003.1269335)."},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] Y. Sinangil and A. P. Chandrakasan: \u201cA 128 Kbit SRAM with an embedded energy monitoring circuit and sense-amplifier offset compensation using body biasing,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 2730 (DOI: 10.1109\/JSSC.2014.2347707).","DOI":"10.1109\/JSSC.2014.2347707"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] F. Abouzeid, <i>et al.<\/i>: \u201cScalable 0.35 V to 1.2 V SRAM bitcell design from 65 nm CMOS to 28 nm FDSOI,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 1499 (DOI: 10.1109\/JSSC.2014.2316219).","DOI":"10.1109\/JSSC.2014.2316219"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] J. P. Kulkarni, <i>et al.<\/i>: \u201cA 160 mV robust schmitt trigger based subthreshold SRAM,\u201d IEEE J. Solid-State Circuits <b>42<\/b> (2007) 2303 (DOI: 10.1109\/JSSC.2007.897148).","DOI":"10.1109\/JSSC.2007.897148"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] J. Cai, <i>et al.<\/i>: \u201cHigh noise margin 12T subthreshold SRAM cell with enhanced read speed and eliminated half-selected problem,\u201d IEEE Int. Conf. Solid-state Integr. Circuit Technol. (2016) 582 (DOI: 10.1109\/ICSICT.2016.7998985).","DOI":"10.1109\/ICSICT.2016.7998985"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/20\/15_15.20180758\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,10,27]],"date-time":"2018-10-27T00:11:55Z","timestamp":1540599115000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/20\/15_15.20180758\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":17,"journal-issue":{"issue":"20","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20180758","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}