{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T19:28:10Z","timestamp":1649186890764},"reference-count":13,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"23","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20180782","type":"journal-article","created":{"date-parts":[[2018,9,12]],"date-time":"2018-09-12T18:23:53Z","timestamp":1536776633000},"page":"20180782-20180782","source":"Crossref","is-referenced-by-count":2,"title":["Research on physical unclonable functions circuit based on three dimensional integrated circuit"],"prefix":"10.1587","volume":"15","author":[{"given":"Ni","family":"Tianming","sequence":"first","affiliation":[{"name":"College of Electrical Engineering, Anhui Polytechnic University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chang","family":"Hao","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Technology, Anhui University of Finance and Economics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhang","family":"Xiaoqiang","sequence":"additional","affiliation":[{"name":"College of Electrical Engineering, Anhui Polytechnic University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiao","family":"Hao","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Applied Physics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huang","family":"Zhengfeng","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Applied Physics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] T. Ni, <i>et al.<\/i>: \u201cVernier ring based pre-bond through silicon vias test in 3D ICs,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170590 (DOI: 10.1587\/elex.14.20170590).","DOI":"10.1587\/elex.14.20170590"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] T. Ni, <i>et al.<\/i>: \u201cA region-based through-silicon via repair method for clustered faults,\u201d IEICE Trans. Electron. <b>E100-C<\/b> (2017) 1108 (DOI: 10.1587\/transele.E100.C.1108).","DOI":"10.1587\/transele.E100.C.1108"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] MD. T. Rahman, <i>et al.<\/i>: \u201cAn aging-resistant RO-PUF for reliable key generation,\u201d IEEE Trans. Emerg. Top. Comput. <b>4<\/b> (2016) 335 (DOI: 10.1109\/TETC.2015.2474741).","DOI":"10.1109\/TETC.2015.2474741"},{"key":"4","unstructured":"[4] J. W. Lee, <i>et al.<\/i>: \u201cA technique to build a secret key in integrated circuits for identification and authentication applications,\u201d IEEE Symposium on VLSI Circuits, Digest of Technical Papers (2004) 176 (DOI: 10.1109\/VLSIC.2004.1346548)."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] G. E. Suh and S. Devadas: \u201cPhysical unclonable functions for device authentication and secret key generation,\u201d Proc. 44th annual Design Automation Conference. ACM (2007) 9.","DOI":"10.1109\/DAC.2007.375043"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] Y. Su, <i>et al.<\/i>: \u201cA digital 1.6 pJ\/bit chip identification circuit using process variations,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 69 (DOI: 10.1109\/JSSC.2007.910961).","DOI":"10.1109\/JSSC.2007.910961"},{"key":"7","unstructured":"[7] S. S. Kumar, <i>et al.<\/i>: \u201cThe butterfly PUF protecting IP on every FPGA,\u201d IEEE International Workshop on Hardware-Oriented Security and Trust, HOST (2008) 67 (DOI: 10.1109\/HST.2008.4559053)."},{"key":"8","unstructured":"[8] N. Kumar, <i>et al.<\/i>: \u201cRobust TSV via-middle and via-reveal process integration accomplished through characterization and management of sources of variation,\u201d IEEE 62nd Electronic Components and Technology Conference (ECTC) (2012) 787 (DOI: 10.1109\/ECTC.2012.6248922)."},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] T. Jiang, <i>et al.<\/i>: \u201cProcessing effect on via extrusion for TSVs in three-dimensional interconnects: A comparative study,\u201d IEEE Trans. Device Mater. Rel. <b>16<\/b> (2016) 465 (DOI: 10.1109\/TDMR.2016.2591945).","DOI":"10.1109\/TDMR.2016.2591945"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] Y. Lao, <i>et al.<\/i>: \u201cStatistical analysis of MUX-based physical unclonable functions,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>33<\/b> (2014) 649 (DOI: 10.1109\/TCAD.2013.2296525).","DOI":"10.1109\/TCAD.2013.2296525"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] Y. Cao, <i>et al.<\/i>: \u201cA low-power hybrid RO PUF with improved thermal stability for lightweight applications,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>34<\/b> (2015) 1143 (DOI: 10.1109\/TCAD.2015.2424955).","DOI":"10.1109\/TCAD.2015.2424955"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] C. Bai, <i>et al.<\/i>: \u201cA novel thyristor-based silicon physical unclonable function,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>24<\/b> (2016) 290 (DOI: 10.1109\/TVLSI.2015.2398454).","DOI":"10.1109\/TVLSI.2015.2398454"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] C. Wang, <i>et al.<\/i>: \u201cTSV-based PUF circuit for 3DIC sensor nodes in IoT applications,\u201d IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC) (2015) 313 (DOI: 10.1109\/EDSSC.2015.7285113).","DOI":"10.1109\/EDSSC.2015.7285113"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/23\/15_15.20180782\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,24]],"date-time":"2019-10-24T00:28:24Z","timestamp":1571876904000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/23\/15_15.20180782\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":13,"journal-issue":{"issue":"23","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20180782","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}