{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,2]],"date-time":"2025-10-02T06:00:59Z","timestamp":1759384859760},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"22","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20180840","type":"journal-article","created":{"date-parts":[[2018,10,23]],"date-time":"2018-10-23T18:47:04Z","timestamp":1540320424000},"page":"20180840-20180840","source":"Crossref","is-referenced-by-count":3,"title":["Two CMOS time to digital converters using successive approximation register logic"],"prefix":"10.1587","volume":"15","author":[{"given":"Himchan","family":"Park","sequence":"first","affiliation":[{"name":"Department of Electronic Engineering, Sogang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qiwei","family":"Huang","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Sogang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Changzhi","family":"Yu","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Sogang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seulki","family":"Kim","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Sogang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gilcho","family":"Ahn","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Sogang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinwook","family":"Burm","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Sogang University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] F. Villa, <i>et al.<\/i>: \u201cCMOS imager with 1024 SPADs and TDCs for single-photon timing and 3-D time-of-flight,\u201d IEEE J. Sel. Top. Quantum Electron. <b>20<\/b> (2014) 364 (DOI: 10.1109\/JSTQE.2014.2342197).","DOI":"10.1109\/JSTQE.2014.2342197"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] R. B. Staszewski, <i>et al.<\/i>: \u201cAll-digital PLL and transmitter for mobile phones,\u201d IEEE J. Solid-State Circuits <b>40<\/b> (2005) 2469 (DOI: 10.1109\/JSSC.2005.857417).","DOI":"10.1109\/JSSC.2005.857417"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] J. Jung and S. Shin: \u201cLow-power time-based ADC with alternating time-residue amplification,\u201d Electron. Lett. <b>52<\/b> (2016) 1845 (DOI: 10.1049\/el.2016.0831).","DOI":"10.1049\/el.2016.0831"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] A. Mantyniemi, <i>et al.<\/i>: \u201cA CMOS time-to-digital converter (TDC) based on a cyclic time domain successive approximation interpolation method,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 3067 (DOI: 10.1109\/JSSC.2009.2032260).","DOI":"10.1109\/JSSC.2009.2032260"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] K. O. Ragab, <i>et al.<\/i>: \u201cA novel 10-bit 2.8-mW TDC design using SAR with continuous disassembly algorithm,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>63<\/b> (2016) 909 (DOI: 10.1109\/TCSII.2016.2536238).","DOI":"10.1109\/TCSII.2016.2536238"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] K. Kim, <i>et al.<\/i>: \u201cA 7 bit, 3.75 ps resolution two-step time-to-digital converter in 65 nm CMOS using pulse-train time amplifier,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 1009 (DOI: 10.1109\/JSSC.2013.2237996).","DOI":"10.1109\/JSSC.2013.2237996"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] P. M. Levine and G. W. Roberts: \u201cHigh-resolution flash time-to-digital conversion and calibration for system-on-chip testing,\u201d IEE Proc., Comput. Digit. Tech. <b>152<\/b> (2005) 415 (DOI: 10.1049\/ip-cdt:20045063).","DOI":"10.1049\/ip-cdt:20045063"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] A. S. Yousif and J. W. Haslett: \u201cA fine resolution TDC architecture for next generation PET imaging,\u201d IEEE Trans. Nucl. Sci. <b>54<\/b> (2007) 1574 (DOI: 10.1109\/TNS.2007.903183).","DOI":"10.1109\/TNS.2007.903183"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] S. Henzler, <i>et al.<\/i>: \u201cA local passive time interpolation concept for variation-tolerant high-resolution time-to-digital conversion,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 1666 (DOI: 10.1109\/JSSC.2008.922712).","DOI":"10.1109\/JSSC.2008.922712"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] H.-Y. Huang, <i>et al.<\/i>: \u201cA new cycle-time-to-digital converter with two level conversion scheme,\u201d Proc. IEEE Int. Symp. Circuits and Systems, ISCAS (2007) 2160 (DOI: 10.1109\/ISCAS.2007.378601).","DOI":"10.1109\/ISCAS.2007.378601"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/22\/15_15.20180840\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,11,30]],"date-time":"2018-11-30T23:26:38Z","timestamp":1543620398000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/22\/15_15.20180840\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":10,"journal-issue":{"issue":"22","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20180840","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}