{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,12]],"date-time":"2023-09-12T16:28:29Z","timestamp":1694536109254},"reference-count":14,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.15.20180858","type":"journal-article","created":{"date-parts":[[2018,12,10]],"date-time":"2018-12-10T22:30:50Z","timestamp":1544481050000},"page":"20180858-20180858","source":"Crossref","is-referenced-by-count":3,"title":["A resource and timing optimized PCIe DMA architecture using FPGA internal data buffer"],"prefix":"10.1587","volume":"16","author":[{"given":"Yingxiao","family":"Zhao","sequence":"first","affiliation":[{"name":"National Key Laboratory of Science and Technology on ATR, National University of Defense Technology"}]},{"given":"Xin","family":"Liu","sequence":"additional","affiliation":[{"name":"National Key Laboratory of Science and Technology on ATR, National University of Defense Technology"}]},{"given":"Jiong","family":"Yang","sequence":"additional","affiliation":[{"name":"National Key Laboratory of Science and Technology on ATR, National University of Defense Technology"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] P. Durante, <i>et al.<\/i>: \u201c100 Gbps PCI-Express readout for the LHCb upgrade,\u201d IEEE Trans. Nucl. Sci. <b>62<\/b> (2015) 1752 (DOI: 10.1109\/TNS.2015.2441633).","DOI":"10.1109\/TNS.2015.2441633"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] K.-H. Cheng, <i>et al.<\/i>: \u201cA 5-Gb\/s inductorless CMOS adaptive equalizer for PCI Express generation II applications,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>57<\/b> (2010) 324 (DOI: 10.1109\/TCSII.2010.2047311).","DOI":"10.1109\/TCSII.2010.2047311"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] S. Otani, <i>et al.<\/i>: \u201cPeach: A multicore communication system on chip with PCI Express,\u201d IEEE Micro <b>31<\/b> (2011) 39 (DOI: 10.1109\/MM.2011.93).","DOI":"10.1109\/MM.2011.93"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] J. Ajanovic: \u201cPCI Express 3.0 overview,\u201d IEEE Hot Chips 21 Symposium (HCS) (2009) 1 (DOI: 10.1109\/HOTCHIPS.2009.7478337).","DOI":"10.1109\/HOTCHIPS.2009.7478337"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] J. Gong, <i>et al.<\/i>: \u201cAn efficient and flexible host-FPGA PCIe communication library,\u201d 24th International Conference on Field Programmable Logic and Applications (FPL) (2014) 1 (DOI: 10.1109\/FPL.2014.6927459).","DOI":"10.1109\/FPL.2014.6927459"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] H. Kavianipour, <i>et al.<\/i>: \u201cHigh performance FPGA-based DMA interface for PCIe,\u201d Real Time Conference IEEE (2012) 1 (DOI: 10.1109\/RTC.2012.6418352).","DOI":"10.1109\/RTC.2012.6418352"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] L. Rota, <i>et al.<\/i>: \u201cA PCIe DMA architecture for multi-gigabyte per second data transmission,\u201d IEEE Trans. Nucl. Sci. <b>62<\/b> (2015) 972 (DOI: 10.1109\/TNS.2015.2426877).","DOI":"10.1109\/TNS.2015.2426877"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] Y. Zhao, <i>et al.<\/i>: \u201cDesign and implementation of a high-speed, large-capacity, multi-type data recording system used in wideband phased-array radar,\u201d Progress in Electronic Research Symposium (PIERS) (2017) 1 (DOI: 10.1109\/PIERS.2017.8262267).","DOI":"10.1109\/PIERS.2017.8262267"},{"key":"9","unstructured":"[9] Xilinx: \u201cVirtex-5 Family overview,\u201d Xilinx Tech. Papers <b>DS100 (v5.1)<\/b> (2015) 1."},{"key":"10","unstructured":"[10] Xilinx: \u201cVirtex-6 Family overview,\u201d Xilinx Tech. Papers <b>DS150 (v2.5)<\/b> (2015) 1."},{"key":"11","unstructured":"[11] Xilinx: \u201c7 Series FPGAs overview,\u201d Xilinx Tech. Papers <b>DS180 (v2.5)<\/b> (2017) 1."},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] Y. Zhao, <i>et al.<\/i>: \u201cResearch on FPGA timing optimization methods with large on-chip memory resource utilization in PCIe DMA,\u201d 2016 CIE International Conference on Radar (2016) 1 (DOI: 10.1109\/RADAR.2016.8059429).","DOI":"10.1109\/RADAR.2016.8059429"},{"key":"13","unstructured":"[13] Xilinx: \u201cBus master performance demonstration reference design for the Xilinx endpoint PCI express solutions,\u201d Xilinx Tech. Papers <b>XAPP1052 (v3.3)<\/b> (2015) 6."},{"key":"14","unstructured":"[14] Xilinx: \u201cFIFO generator v13.2 LogiCORE IP product guide,\u201d Xilinx Tech. Papers <b>PG057 (v13.2)<\/b> (2017) 1."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/1\/16_15.20180858\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,1,15]],"date-time":"2019-01-15T02:58:39Z","timestamp":1547521119000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/1\/16_15.20180858\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":14,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20180858","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}