{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:16:26Z","timestamp":1742379386909},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"23","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20180873","type":"journal-article","created":{"date-parts":[[2018,11,20]],"date-time":"2018-11-20T17:38:36Z","timestamp":1542735516000},"page":"20180873-20180873","source":"Crossref","is-referenced-by-count":3,"title":["A novel in-field TSV repair method for latent faults"],"prefix":"10.1587","volume":"15","author":[{"given":"Ni","family":"Tianming","sequence":"first","affiliation":[{"name":"College of Electrical Engineering, Anhui Polytechnic University"}]},{"given":"Chang","family":"Hao","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Technology, Anhui University of Finance and Economics"}]},{"given":"Qi","family":"Haochen","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Applied Physics, Hefei University of Technology"}]},{"given":"Huang","family":"Zhengfeng","sequence":"additional","affiliation":[{"name":"School of Electronic Science and Applied Physics, Hefei University of Technology"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] S. Wang, <i>et al.<\/i>: \u201cRecovery-aware proactive TSV repair for electromigration lifetime enhancement in 3-D ICs,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>26<\/b> (2018) 531 (DOI: 10.1109\/TVLSI.2017.2775586).","DOI":"10.1109\/TVLSI.2017.2775586"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] L. Jiang, <i>et al.<\/i>: \u201cOn effective and efficient in-field TSV repair for stacked 3D ICs,\u201d IEEE Design Automation Conference (DAC) (2013) 1 (DOI: 10.1145\/2463209.2488824).","DOI":"10.1145\/2463209.2488824"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] Y.-H. Chen, <i>et al.<\/i>: \u201cArchitectural evaluations on TSV redundancy for reliability enhancement,\u201d IEEE Design, Automation Test in Europe Conference Exhibition (DATE) (2017) 566 (DOI: 10.23919\/DATE.2017.7927051).","DOI":"10.23919\/DATE.2017.7927051"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] L. Jiang, <i>et al.<\/i>: \u201cOn effective through-silicon via repair for 3-D-stacked ICs,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>32<\/b> (2013) 559 (DOI: 10.1109\/TCAD.2012.2228742).","DOI":"10.1109\/TCAD.2012.2228742"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] W.-H. Lo, <i>et al.<\/i>: \u201cArchitecture of ring-based redundant TSV for clustered faults,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>24<\/b> (2016) 3437 (DOI: 10.1109\/TVLSI.2016.2558514).","DOI":"10.1109\/TVLSI.2016.2558514"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] T. Ni, <i>et al.<\/i>: \u201cA region-based through-silicon via repair method for clustered faults,\u201d IEICE Trans. Electron. <b>E100-C<\/b> (2017) 1108 (DOI: 10.1587\/transele.E100.C.1108).","DOI":"10.1587\/transele.E100.C.1108"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] T. Ni, <i>et al.<\/i>: \u201cVernier ring based pre-bond through silicon vias test in 3D ICs,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170590 (DOI: 10.1587\/elex.14.20170590).","DOI":"10.1587\/elex.14.20170590"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] U. Kang, <i>et al.<\/i>: \u201c8 Gb 3-D DDR3 DRAM using through-silicon-via technology,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 111 (DOI: 10.1109\/JSSC.2009.2034408).","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] A.-C. Hsieh, <i>et al.<\/i>: \u201cTSV redundancy: Architecture and design issues in 3-D IC,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>20<\/b> (2012) 711 (DOI: 10.1109\/TVLSI.2011.2107924).","DOI":"10.1109\/TVLSI.2011.2107924"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] I. Loi, <i>et al.<\/i>: \u201cA low-overhead fault tolerance scheme for TSV-based 3-D network on chip links,\u201d IEEE\/ACM International Conference on Computer-Aided Design (ICCAD 2008) (2008) 598 (DOI: 10.1109\/ICCAD.2008.4681638).","DOI":"10.1109\/ICCAD.2008.4681638"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/23\/15_15.20180873\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,12,14]],"date-time":"2018-12-14T23:12:41Z","timestamp":1544829161000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/23\/15_15.20180873\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":10,"journal-issue":{"issue":"23","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20180873","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}