{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T06:54:26Z","timestamp":1648882466285},"reference-count":15,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"24","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20180878","type":"journal-article","created":{"date-parts":[[2018,11,28]],"date-time":"2018-11-28T17:20:39Z","timestamp":1543425639000},"page":"20180878-20180878","source":"Crossref","is-referenced-by-count":2,"title":["Temperature-dependent characterizations on parasitic capacitance of tapered through silicon via (T-TSV)"],"prefix":"10.1587","volume":"15","author":[{"given":"Yang","family":"Liu","sequence":"first","affiliation":[{"name":"Shaanxi Key Lab. of Integrated Circuits and Systems, School of Microelectronics, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhangming","family":"Zhu","sequence":"additional","affiliation":[{"name":"Shaanxi Key Lab. of Integrated Circuits and Systems, School of Microelectronics, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoxian","family":"Liu","sequence":"additional","affiliation":[{"name":"Shaanxi Key Lab. of Integrated Circuits and Systems, School of Microelectronics, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huaxi","family":"Gu","sequence":"additional","affiliation":[{"name":"School of Telecommunications Engineering, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lixin","family":"Guo","sequence":"additional","affiliation":[{"name":"School of Physics and Optoelectronic, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] F. Wang, <i>et al.<\/i>: \u201cA novel guard method of through-silicon-via (TSV),\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180421 (DOI: 10.1587\/elex.15.20180421).","DOI":"10.1587\/elex.15.20180421"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] M. Koyanagi: \u201cRecent progress in 3D integration technology,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20152001 (DOI: 10.1587\/elex.12.20152001).","DOI":"10.1587\/elex.12.20152001"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] X. Yin, <i>et al.<\/i>: \u201cMetal proportion optimization of annular through-silicon via considering temperature and keep-out zone,\u201d IEEE Trans. Compon. Packag. Manuf. Technol. <b>5<\/b> (2015) 1093 (DOI: 10.1109\/TCPMT.2015.2446768).","DOI":"10.1109\/TCPMT.2015.2446768"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] Q. Lu, <i>et al.<\/i>: \u201cElectrical modeling and analysis of Cu-CNT heterogeneous coaxial through-silicon vias,\u201d IEEE Trans. Nanotechnol. <b>16<\/b> (2017) 695 (DOI: 10.1109\/TNANO.2017.2708509).","DOI":"10.1109\/TNANO.2017.2708509"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] X. Liu, <i>et al.<\/i>: \u201cElectrical modeling and analysis of differential dielectric-cavity through-silicon via array,\u201d IEEE Microw. Wireless Compon. Lett. <b>27<\/b> (2017) 618 (DOI: 10.1109\/LMWC.2017.2711563).","DOI":"10.1109\/LMWC.2017.2711563"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] I. Savidis and E. G. Friedman: \u201cClosed-form expressions of 3-D via resistance, inductance, and capacitance,\u201d IEEE Trans. Electron Devices <b>56<\/b> (2009) 1873 (DOI: 10.1109\/TED.2009.2026200).","DOI":"10.1109\/TED.2009.2026200"},{"key":"7","unstructured":"[7] M. Rao, <i>et al.<\/i>: \u201cElectrical modeling and characterization of copper\/carbon nanotubes in tapered through silicon vias,\u201d 30th International Conference on VLSI Design (2017) (DOI: 10.1109\/VLSID.2017.87)."},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] G. Katti, <i>et al.<\/i>: \u201cElectrical modeling and characterization of through silicon via for three-dimensional ICs,\u201d IEEE Trans. Electron Devices <b>57<\/b> (2010) 256 (DOI: 10.1109\/TED.2009.2034508).","DOI":"10.1109\/TED.2009.2034508"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] X. Liu, <i>et al.<\/i>: \u201cParasitic inductance of non-uniform through-silicon vias (TSVs) for microwave applications,\u201d IEEE Microw. Wireless Compon. Lett. <b>25<\/b> (2015) 424 (DOI: 10.1109\/LMWC.2015.2429119).","DOI":"10.1109\/LMWC.2015.2429119"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] Y. Yang, <i>et al.<\/i>: \u201cTemperature properties of the parasitic resistance of through-silicon vias (TSVs) in high-frequency 3-D ICs,\u201d IEICE Electron. Express <b>11<\/b> (2014) 20140504 (DOI: 10.1587\/elex.11.20140504).","DOI":"10.1587\/elex.11.20140504"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] Q. Lu, <i>et al.<\/i>: \u201cAccurate formulas for the capacitance of tapered-through silicon vias in 3-D ICs,\u201d IEEE Microw. Wireless Compon. Lett. <b>24<\/b> (2014) 294 (DOI: 10.1109\/LMWC.2014.2309075).","DOI":"10.1109\/LMWC.2014.2309075"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] M. Lee, <i>et al.<\/i>: \u201cHigh-frequency temperature-dependent through-silicon-via (TSV) model and high-speed channel performance for 3-D ICs,\u201d IEEE Des. Test <b>33<\/b> (2016) 17 (DOI: 10.1109\/MDAT.2015.2455336).","DOI":"10.1109\/MDAT.2015.2455336"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] G. Katti, <i>et al.<\/i>: \u201cTemperature-dependent modeling and characterization of through-silicon via capacitance,\u201d IEEE Electron Device Lett. <b>32<\/b> (2011) 563 (DOI: 10.1109\/LED.2011.2109052).","DOI":"10.1109\/LED.2011.2109052"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] C. Huang, <i>et al.<\/i>: \u201cThermal and electrical properties of BCB-liner through-silicon vias,\u201d IEEE Trans. Compon. Packag. Manuf. Technol. <b>4<\/b> (2014) 1936 (DOI: 10.1109\/TCPMT.2014.2363659).","DOI":"10.1109\/TCPMT.2014.2363659"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] F. J. Wang, <i>et al.<\/i>: \u201cCapacitance characterization of tapered through-silicon-via considering MOS effect,\u201d Microelectronics J. <b>45<\/b> (2014) 205 (DOI: 10.1016\/j.mejo.2013.10.015).","DOI":"10.1016\/j.mejo.2013.10.015"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/24\/15_15.20180878\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,12,28]],"date-time":"2018-12-28T23:14:41Z","timestamp":1546038881000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/24\/15_15.20180878\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":15,"journal-issue":{"issue":"24","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20180878","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}