{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T13:26:35Z","timestamp":1649078795596},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"22","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20180883","type":"journal-article","created":{"date-parts":[[2018,10,29]],"date-time":"2018-10-29T22:22:23Z","timestamp":1540851743000},"page":"20180883-20180883","source":"Crossref","is-referenced-by-count":1,"title":["VP-Router: On balancing the traffic load in on-chip networks"],"prefix":"10.1587","volume":"15","author":[{"given":"Zicong","family":"Wang","sequence":"first","affiliation":[{"name":"College of Computer, National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaowen","family":"Chen","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology"},{"name":"School of Electrical Engineering and Computer Science, KTH Royal Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junyang","family":"Zhang","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Guo","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] N. E. Jerger, <i>et al.<\/i>: \u201cOn-chip networks, second edition,\u201d <i>Synthesis Lectures on Computer Architecture<\/i>, vol. 12 (2017) 1.","DOI":"10.2200\/S00772ED1V01Y201704CAC040"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] B. S. Feero and P. P. Pande: \u201cNetworks-on-chip in a three-dimensional environment: A performance evaluation,\u201d IEEE Trans. Comput. <b>58<\/b> (2009) 32 (DOI: 10.1109\/TC.2008.142).","DOI":"10.1109\/TC.2008.142"},{"key":"3","unstructured":"[3] Z. Wenbiao, <i>et al.<\/i>: \u201cLink-load balance aware mapping and routing for noc,\u201d Architecture <b>4<\/b> (2007) 6."},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] S.-Y. Lin, <i>et al.<\/i>: \u201cTraffic-balanced routing algorithm for irregular mesh-based on-chip networks,\u201d IEEE Trans. Comput. <b>57<\/b> (2008) 1156 (DOI: 10.1109\/TC.2008.60).","DOI":"10.1109\/TC.2008.60"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] P. Gratz, <i>et al.<\/i>: \u201cRegional congestion awareness for load balance in networks-on-chip,\u201d High Performance Computer Architecture (2008) 203 (DOI: 10.1109\/HPCA.2008.4658640).","DOI":"10.1109\/HPCA.2008.4658640"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] M. Ramakrishna, <i>et al.<\/i>: \u201cGca: Global congestion awareness for load balance in networks-on-chip,\u201d IEEE Trans. Parallel Distrib. Syst. <b>27<\/b> (2016) 2022 (DOI: 10.1109\/TPDS.2015.2477840).","DOI":"10.1109\/TPDS.2015.2477840"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] A. K. Mishra, <i>et al.<\/i>: \u201cA case for heterogeneous on-chip interconnects for CMPs,\u201d Proc. 38th Annual International Symposium on Computer Architecture, ISCA \u201911, ACM (2011) 389.","DOI":"10.1145\/2000064.2000111"},{"key":"8","unstructured":"[8] D. U. Becker: \u201cEfficient microarchitecture for network-on-chip routers,\u201d Ph.D. dissertation, Stanford University Palo Alto (2012)."},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] N. Binkert, <i>et al.<\/i>: \u201cThe gem5 simulator,\u201d ACM SIGARCH Computer Architecture News <b>39<\/b> (2011) 1 (DOI: 10.1145\/2024716.2024718).","DOI":"10.1145\/2024716.2024718"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] N. Agarwal, <i>et al.<\/i>: \u201cGarnet: A detailed on-chip network model inside a full-system simulator,\u201d Performance Analysis of Systems and Software (2009) 33 (DOI: 10.1109\/ISPASS.2009.4919636).","DOI":"10.1109\/ISPASS.2009.4919636"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/22\/15_15.20180883\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,29]],"date-time":"2019-10-29T12:00:36Z","timestamp":1572350436000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/22\/15_15.20180883\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":10,"journal-issue":{"issue":"22","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20180883","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}