{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,25]],"date-time":"2026-07-25T16:20:40Z","timestamp":1784996440375,"version":"3.55.0"},"reference-count":11,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"22","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20180889","type":"journal-article","created":{"date-parts":[[2018,10,29]],"date-time":"2018-10-29T22:37:25Z","timestamp":1540852645000},"page":"20180889-20180889","source":"Crossref","is-referenced-by-count":3,"title":["An all-digital phase-locked loop with a PGTA-based TDC and a 0.6-V DCO"],"prefix":"10.1587","volume":"15","author":[{"given":"Zixuan","family":"Wang","sequence":"first","affiliation":[{"name":"College of Electronic and Optical Engineering & College of Microelectronics, Nanjing University of Posts and Telecommunications"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hao","family":"Ding","sequence":"additional","affiliation":[{"name":"College of Electronic and Optical Engineering & College of Microelectronics, Nanjing University of Posts and Telecommunications"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hao","family":"Xu","sequence":"additional","affiliation":[{"name":"College of Electronic and Optical Engineering & College of Microelectronics, Nanjing University of Posts and Telecommunications"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Cong","family":"Zhang","sequence":"additional","affiliation":[{"name":"College of Electronic and Optical Engineering & College of Microelectronics, Nanjing University of Posts and Telecommunications"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shanwen","family":"Hu","sequence":"additional","affiliation":[{"name":"College of Electronic and Optical Engineering & College of Microelectronics, Nanjing University of Posts and Telecommunications"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xincun","family":"Ji","sequence":"additional","affiliation":[{"name":"College of Electronic and Optical Engineering & College of Microelectronics, Nanjing University of Posts and Telecommunications"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaojuan","family":"Xia","sequence":"additional","affiliation":[{"name":"College of Electronic and Optical Engineering & College of Microelectronics, Nanjing University of Posts and Telecommunications"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhikuang","family":"Cai","sequence":"additional","affiliation":[{"name":"College of Electronic and Optical Engineering & College of Microelectronics, Nanjing University of Posts and Telecommunications"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] R. B. Staszewski, <i>et al.<\/i>: \u201cSpur-free multirate all-digital PLL for mobile phones in 65 nm CMOS,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 2904 (DOI: 10.1109\/JSSC.2011.2162769).","DOI":"10.1109\/JSSC.2011.2162769"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] H. Wang, <i>et al.<\/i>: \u201cA reconfigurable vernier time-to-digital converter with 2-D spiral comparator array and second-order \u0394\u03a3 linearization,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 738 (DOI: 10.1109\/JSSC.2017.2788872).","DOI":"10.1109\/JSSC.2017.2788872"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] R. K. Nandwana, <i>et al.<\/i>: \u201cA 1-to-2048 fully-integrated cascaded digital frequency synthesizer for low frequency reference clocks using scrambling TDC,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>64<\/b> (2017) 283 (DOI: 10.1109\/TCSI.2016.2609855).","DOI":"10.1109\/TCSI.2016.2609855"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] Z. Wang, <i>et al.<\/i>: \u201cA 2.4-GHz all-digital phase-locked loop with a pipeline-\u0394\u03a3 time-to-digital converter,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170095 (DOI: 10.1587\/elex.14.20170095).","DOI":"10.1587\/elex.14.20170095"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] Z. Xu, <i>et al.<\/i>: \u201cA 3.6 GHz low-noise fractional-N digital PLL using SAR-ADC-based TDC,\u201d IEEE J. Solid-State Circuits <b>51<\/b> (2016) 2345 (DOI: 10.1109\/JSSC.2016.2582854).","DOI":"10.1109\/JSSC.2016.2582854"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] V. Kratyuk, <i>et al.<\/i>: \u201cA digital PLL with a stochastic time-to-digital converter,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>56<\/b> (2009) 1612 (DOI: 10.1109\/TCSI.2008.2010109).","DOI":"10.1109\/TCSI.2008.2010109"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] M. Lee and A. A. Abidi: \u201cA 9 b, 1.25 ps resolution coarse-fine time-to-digital converter in 90 nm CMOS that amplifies a time residue,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 769 (DOI: 10.1109\/JSSC.2008.917405).","DOI":"10.1109\/JSSC.2008.917405"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] S. K. Lee, <i>et al.<\/i>: \u201cA 1 GHz ADPLL with a 1.25 ps minimum-resolution sub-exponent TDC in 0.18 \u00b5m CMOS,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 2874 (DOI: 10.1109\/JSSC.2010.2077110).","DOI":"10.1109\/JSSC.2010.2077110"},{"key":"9","unstructured":"[9] T. Nakura, <i>et al.<\/i>: \u201cTime difference amplifier with robust gain using closed-loop control,\u201d IEICE Trans. Electron. <b>E93.C<\/b> (2010) 303 (DOI: 10.1587\/transele.E93.C.303)."},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] K. S. Kim, <i>et al.<\/i>: \u201cA 7 bit, 3.75 ps resolution two-step time-to-digital converter in 65 nm CMOS using pulse-train time amplifier,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 1009 (DOI: 10.1109\/JSSC.2013.2237996).","DOI":"10.1109\/JSSC.2013.2237996"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] C.-T. Wu, <i>et al.<\/i>: \u201cA two-cycle lock-in time ADPLL design based on a frequency estimation algorithm,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>57<\/b> (2010) 430 (DOI: 10.1109\/TCSII.2010.2048358).","DOI":"10.1109\/TCSII.2010.2048358"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/22\/15_15.20180889\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,12,1]],"date-time":"2018-12-01T04:27:51Z","timestamp":1543638471000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/22\/15_15.20180889\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":11,"journal-issue":{"issue":"22","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20180889","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}