{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,22]],"date-time":"2024-06-22T05:17:13Z","timestamp":1719033433017},"reference-count":12,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"24","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20180943","type":"journal-article","created":{"date-parts":[[2018,11,15]],"date-time":"2018-11-15T22:39:31Z","timestamp":1542321571000},"page":"20180943-20180943","source":"Crossref","is-referenced-by-count":1,"title":["A SA-based parallel method for FPGA placement"],"prefix":"10.1587","volume":"15","author":[{"given":"Chengyu","family":"Hu","sequence":"first","affiliation":[{"name":"ASIC and System State Key Laboratory, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Lu","sequence":"additional","affiliation":[{"name":"ASIC and System State Key Laboratory, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meng","family":"Yang","sequence":"additional","affiliation":[{"name":"ASIC and System State Key Laboratory, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian","family":"Wang","sequence":"additional","affiliation":[{"name":"ASIC and System State Key Laboratory, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinmei","family":"Lai","sequence":"additional","affiliation":[{"name":"ASIC and System State Key Laboratory, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] W. Li, <i>et al.<\/i>: \u201cUTPlaceF 3.0: A parallelization framework for modern FPGA global placement: (Invited paper),\u201d IEEE\/ACM International Conference on Computer-Aided Design (2017) 922 (DOI: 10.1109\/ICCAD.2017.8203879).","DOI":"10.1109\/ICCAD.2017.8203879"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] A. Ludwin and V. Betz: \u201cEfficient and deterministic parallel placement for FPGAs,\u201d ACM Trans. Des. Autom. Electron. Syst. <b>16<\/b> (2011) 22 (DOI: 10.1145\/1970353.1970355).","DOI":"10.1145\/1970353.1970355"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] J. B. Goeders, <i>et al.<\/i>: \u201cDeterministic timing-driven parallel placement by simulated annealing using half-box window decomposition,\u201d Reconfigurable Computing and FPGAs (2011) 41 (DOI: 10.1109\/ReConFig.2011.27).","DOI":"10.1109\/ReConFig.2011.27"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] A. Ludwin, <i>et al.<\/i>: \u201cHigh-quality, deterministic parallel placement for FPGAs on commodity hardware,\u201d Proc. 16th International ACM\/SIGDA Symposium on Field Programmable Gate Arrays. ACM (2008) 14 (DOI: 10.1145\/1344671.1344676).","DOI":"10.1145\/1344671.1344676"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] S. Kirkpatrick, <i>et al.<\/i>: \u201cOptimization by simulated annealing,\u201d Science <b>220<\/b> (1983) 671 (DOI: 10.1126\/science.220.4598.671).","DOI":"10.1126\/science.220.4598.671"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] J. Luu, <i>et al.<\/i>: \u201cVtr 7.0: Next generation architecture and cad system for fpgas,\u201d ACM Transactions on Reconfigurable Technology and Systems (2014) 6 (DOI: 10.1145\/2617593).","DOI":"10.1145\/2617593"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] S. Birk, <i>et al.<\/i>: \u201cParallelizing FPGA placement using transactional memory,\u201d Field-Programmable Technology (2010) 61 (DOI: 10.1109\/FPT.2010.5681538).","DOI":"10.1109\/FPT.2010.5681538"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] M. An, <i>et al.<\/i>: \u201cSpeeding up fpga placement: Parallel algorithms and methods,\u201d Field-Programmable Custom Computing Machines (2014) 178 (DOI: 10.1109\/FCCM.2014.60).","DOI":"10.1109\/FCCM.2014.60"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] H. Li, <i>et al.<\/i>: \u201cWeight-based FPGA placement algorithm with wire effect considered,\u201d International Conference on ASIC (2013) 1 (DOI: 10.1109\/ASICON.2013.6811915).","DOI":"10.1109\/ASICON.2013.6811915"},{"key":"10","unstructured":"[10] Xilinx: \u201cVirtex-4 FPGA User Guide. No. UG070 (v2.6)\u201d (2008) http:\/\/www.xilinx.com\/support."},{"key":"11","unstructured":"[11] Xilinx: \u201cISE Design Suite (v14.7)\u201d (2013) https:\/\/www.xilinx.com."},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] K. E. Murray, <i>et al.<\/i>: \u201cTitan: Enabling large and complex benchmarks in academic CAD,\u201d Field Programmable Logic and Applications (2013) 1 (DOI: 10.1109\/FPL.2013.6645503).","DOI":"10.1109\/FPL.2013.6645503"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/24\/15_15.20180943\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,12,29]],"date-time":"2018-12-29T04:14:48Z","timestamp":1546056888000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/24\/15_15.20180943\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":12,"journal-issue":{"issue":"24","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20180943","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}