{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,25]],"date-time":"2026-07-25T16:20:39Z","timestamp":1784996439730,"version":"3.55.0"},"reference-count":57,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/elex.15.20182001","type":"journal-article","created":{"date-parts":[[2018,3,25]],"date-time":"2018-03-25T22:25:06Z","timestamp":1522016706000},"page":"20182001-20182001","source":"Crossref","is-referenced-by-count":29,"title":["Time-domain approach for analog circuits in deep sub-micron LSI"],"prefix":"10.1587","volume":"15","author":[{"given":"Kunihiro","family":"Asada","sequence":"first","affiliation":[{"name":"VLSI Design and Education Center, the University of Tokyo"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Toru","family":"Nakura","sequence":"additional","affiliation":[{"name":"Dept. of Electrical Engineering and Information Systems, the University of Tokyo"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tetsuya","family":"Iizuka","sequence":"additional","affiliation":[{"name":"VLSI Design and Education Center, the University of Tokyo"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Makoto","family":"Ikeda","sequence":"additional","affiliation":[{"name":"Dept. of Electrical Engineering and Information Systems, the University of Tokyo"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] http:\/\/www.itrs2.net\/itrs-reports.html."},{"key":"2","unstructured":"[2] R. H. Dennard, <i>et al.<\/i>: \u201cDesign of ion-implanted MOSFET\u2019s with very small physical dimensions,\u201d IEEE J. Solid-State Circuits <b>9<\/b> (1974) 256 (DOI: 10.1109\/JSSC.1974.1050511)."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] A. M. Abas, <i>et al.<\/i>: \u201cTime difference amplifier,\u201d IEEE Electronics Letters <b>38<\/b> (2002) 1437 (DOI: 10.1049\/el:20020961).","DOI":"10.1049\/el:20020961"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] M. Lee and A. A. Abidi: \u201cA 9b, 1.25 ps resolution coarse-fine time-to-digital converter in 90 nm CMOS that amplifies a time residue,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 769 (DOI: 10.1109\/JSSC.2008.917405).","DOI":"10.1109\/JSSC.2008.917405"},{"key":"5","unstructured":"[5] M. Lee, <i>et al.<\/i>: \u201cA low noise, wideband digital phase-locked loop based on a new time-to-digital converter with subpicosecond resolution,\u201d IEEE\/JSAP Symp. VLSI Circuits Dig. Tech. Papers (2008) 112 (DOI: 10.1109\/VLSIC.2008.4585972)."},{"key":"6","unstructured":"[6] T. Nakura, <i>et al.<\/i>: \u201cTime difference amplifier using closed-loop gain control,\u201d JSAP\/IEEE Symp. VLSI Circuits Dig. Tech. Papers (2009) 208."},{"key":"7","unstructured":"[7] S. Hua, <i>et al.<\/i>: \u201cA CMOS synchronous time amplifier,\u201d Proc. IEEE Int. Conf. ASIC (2013) (DOI: 10.1109\/ASICON.2013.6811867)."},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] C. Legrele and J. C. Lugol: \u201cA one nanosecond resolution time-to-digital converter,\u201d IEEE Trans. Nucl. Sci. <b>30<\/b> (1983) 297 (DOI: 10.1109\/TNS.1983.4332274).","DOI":"10.1109\/TNS.1983.4332274"},{"key":"9","unstructured":"[9] Y. Arai and T. Baba: \u201cA CMOS time to digital converter VLSI for high-energy physics,\u201d IEEE\/JSAP Symp. VLSI Circuits Dig. Tech. Papers (1988) 121 (DOI: 10.1109\/VLSIC.1988.1037453)."},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] O. Sasaki, <i>et al.<\/i>: \u201cA high resolution TDC in TKO BOX system,\u201d IEEE Trans. Nucl. Sci. <b>35<\/b> (1988) 342 (DOI: 10.1109\/23.12739).","DOI":"10.1109\/23.12739"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] R. B. Staszewski, <i>et al.<\/i>: \u201cAll-digital TX frequency synthesizer and discrete-time receiver for bluetooth radio in 130-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>39<\/b> (2004) 2278 (DOI: 10.1109\/JSSC.2004.836345).","DOI":"10.1109\/JSSC.2004.836345"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] M. Straayer: \u201cFundamentals of time-based circuits,\u201d IEEE Int. Solid-State Circuits Conf. Tutorial T5 (2017).","DOI":"10.1109\/ISSCC15680.2017.11005839"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] R. B. Staszewski, <i>et al.<\/i>: \u201c1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>53<\/b> (2006) 220 (DOI: 10.1109\/TCSII.2005.858754).","DOI":"10.1109\/TCSII.2005.858754"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] P. Dudek, <i>et al.<\/i>: \u201cA high-resolution CMOS time-to-digital converter utilizing a Vernier delay line,\u201d IEEE J. Solid-State Circuits <b>35<\/b> (2000) 240 (DOI: 10.1109\/4.823449).","DOI":"10.1109\/4.823449"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] J. Yu, <i>et al.<\/i>: \u201cA 12-bit Vernier ring time-to-digital converter in 0.13 \u00b5m CMOS technology,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 830 (DOI: 10.1109\/JSSC.2010.2040306).","DOI":"10.1109\/JSSC.2010.2040306"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] L. Vercesi, <i>et al.<\/i>: \u201cTwo-dimensions Vernier time-to-digital converter,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 1504 (DOI: 10.1109\/JSSC.2010.2047435).","DOI":"10.1109\/JSSC.2010.2047435"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] B. Markovic, <i>et al.<\/i>: \u201cA high-linearity, 17 ps precision time-to-digital converter based on a single-stage vernier delay loop fine interpolation,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>60<\/b> (2013) 557 (DOI: 10.1109\/TCSI.2012.2215737).","DOI":"10.1109\/TCSI.2012.2215737"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] Y. Kim and T. W. Kim: \u201cAn 11b 7 ps resolution two-step time-to-digital converter with 3-D Vernier space,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>61<\/b> (2014) 2326 (DOI: 10.1109\/TCSI.2014.2304656).","DOI":"10.1109\/TCSI.2014.2304656"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] P. Chen, <i>et al.<\/i>: \u201cA CMOS pulse-shrinking delay element for time interval measurement,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>47<\/b> (2000) 954 (DOI: 10.1109\/82.868466).","DOI":"10.1109\/82.868466"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] C.-C. Chen, <i>et al.<\/i>: \u201cAn area-efficient CMOS time-to-digital converter based on a pulse-shrinking scheme,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>61<\/b> (2014) 163 (DOI: 10.1109\/TCSII.2013.2296192).","DOI":"10.1109\/TCSII.2013.2296192"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] S. Henzler: <i>Time-to-Digital Converters<\/i> (Springer, Netherlands, 2010).","DOI":"10.1007\/978-90-481-8628-0"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] T. Iizuka, <i>et al.<\/i>: \u201c580 fs-resolution time-to-digital converter utilizing differential pulse-shrinking buffer ring in 0.18 \u00b5m CMOS technology,\u201d IEICE Trans. Electron. <b>E95-C<\/b> (2012) 661 (DOI: 10.1587\/transele.E95.C.661).","DOI":"10.1587\/transele.E95.C.661"},{"key":"23","unstructured":"[23] T. Iizuka, <i>et al.<\/i>: \u201cA fine-resolution pulse-shrinking time-to-digital converter with completion detection utilizing built-in offset pulse,\u201d IEEE Asian Solid-State Circuits Conf. Dig. Tech. Papers (2016) 313 (DOI: 10.1109\/ASSCC.2016.7844198)."},{"key":"24","unstructured":"[24] R. Enomoto, <i>et al.<\/i>: \u201cAn ultra-wide-range fine-resolution two-step time-to-digital converter with built-in foreground coarse gain calibration,\u201d Proc. IEEE Int. Conf. Electronics, Circuits, and Syst. (2017)."},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] S. Henzler, <i>et al.<\/i>: \u201cA local passive time interpolation concept for variation-tolerant high-resolution time-to-digital conversion,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 1666 (DOI: 10.1109\/JSSC.2008.922712).","DOI":"10.1109\/JSSC.2008.922712"},{"key":"26","unstructured":"[26] T. Iizuka, <i>et al.<\/i>: \u201cA 4-cycle-start-up reference-clock-less all-digital burst-mode CDR based on cycle-lock gated-oscillator with frequency tracking,\u201d Proc. IEEE European Solid-State Circuits Conf. (2016) 301 (DOI: 10.1109\/ESSCIRC.2016.7598302)."},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] S. Mandai, <i>et al.<\/i>: \u201cA 8 bit two stage time-to-digital converter using time difference amplifier,\u201d IEICE Electron. Express <b>7<\/b> (2010) 943 (DOI: 10.1587\/elex.7.943).","DOI":"10.1587\/elex.7.943"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] S. Mandai, <i>et al.<\/i>: \u201c1.0 ps resolution time-to-digital converter based-on cascaded time-difference-amplifier utilizing differential logic delay cells,\u201d IEICE Trans. Electron. <b>E94-C<\/b> (2011) 1098 (DOI: 10.1587\/transele.E94.C.1098).","DOI":"10.1587\/transele.E94.C.1098"},{"key":"29","unstructured":"[29] Y.-H. Seo, <i>et al.<\/i>: \u201cA 0.63 ps resolution, 11b pipeline TDC in 0.13 \u00b5m CMOS,\u201d JSAP\/IEEE Symp. VLSI Circuits Dig. Tech. Papers (2011) 152."},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] K. Kim, <i>et al.<\/i>: \u201cA 9 bit, 1.12 ps resolution 2.5 b\/stage pipelined time-to-digital converter in 65 nm CMOS using time-register,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 1007 (DOI: 10.1109\/JSSC.2013.2297412).","DOI":"10.1109\/JSSC.2013.2297412"},{"key":"31","doi-asserted-by":"publisher","unstructured":"[31] A. Mantyniemi, <i>et al.<\/i>: \u201cA CMOS time-to-digital converter (TDC) based on a cyclic time domain successive approximation interpolation method,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 3067 (DOI: 10.1109\/JSSC.2009.2032260).","DOI":"10.1109\/JSSC.2009.2032260"},{"key":"32","doi-asserted-by":"publisher","unstructured":"[32] Y.-H. Seo, <i>et al.<\/i>: \u201cA 1.25 ps resolution 8b cyclic TDC in 0.13 \u00b5m CMOS,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 736 (DOI: 10.1109\/JSSC.2011.2176609).","DOI":"10.1109\/JSSC.2011.2176609"},{"key":"33","doi-asserted-by":"publisher","unstructured":"[33] K.-S. Kim, <i>et al.<\/i>: \u201cA 7 bit, 3.75 ps resolution two-step time-to-digital converter in 65 nm CMOS using pulse-train time amplifier,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 1009 (DOI: 10.1109\/JSSC.2013.2237996).","DOI":"10.1109\/JSSC.2013.2237996"},{"key":"34","doi-asserted-by":"publisher","unstructured":"[34] M. Straayer and M. Perrott: \u201cA multi-path gated ring oscillator TDC with first-order noise shaping,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 1089 (DOI: 10.1109\/JSSC.2009.2014709).","DOI":"10.1109\/JSSC.2009.2014709"},{"key":"35","unstructured":"[35] Y. Cao, <i>et al.<\/i>: \u201cA 1.7 mW 11b 1-1-1 MASH \u0394\u03a3 time-to-digital converter,\u201d IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (2011) 480 (DOI: 10.1109\/ISSCC.2011.5746406)."},{"key":"36","doi-asserted-by":"publisher","unstructured":"[36] Z. Wang, <i>et al.<\/i>: \u201cA 2.4-GHz all-digital phase-locked loop with a pipeline-\u0394\u03a3 time-to-digital converter,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170095 (DOI: 10.1587\/elex.14.20170095).","DOI":"10.1587\/elex.14.20170095"},{"key":"37","unstructured":"[37] S.-J. Kim, <i>et al.<\/i>: \u201cA 0.6 V 1.17 ps PVT-tolerant and synthesizable time-to-digital converter using stochastic phase interpolation with 16\u00d7 spatial redundancy in 14 nm FinFET technology,\u201d IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (2015) 280 (DOI: 10.1109\/ISSCC.2015.7063035)."},{"key":"38","doi-asserted-by":"publisher","unstructured":"[38] T. Yang, <i>et al.<\/i>: \u201cA 3.2-to-4.6 GHz fast-settling all-digital PLL with feed forward frequency presetting,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20161215 (DOI: 10.1587\/elex.14.20161215).","DOI":"10.1587\/elex.14.20161215"},{"key":"39","doi-asserted-by":"publisher","unstructured":"[39] L. Xie, <i>et al.<\/i>: \u201cAn improved phase digitization mechanism for fast-locking low-power all-digital PLLs,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170911 (DOI: 10.1587\/elex.14.20170911).","DOI":"10.1587\/elex.14.20170911"},{"key":"40","doi-asserted-by":"publisher","unstructured":"[40] K. Kodama, <i>et al.<\/i>: \u201cFrequency resolution enhancement for digitally-controlled oscillator based on a single-period switching scheme,\u201d IEICE Trans. Electron. <b>E95-C<\/b> (2012) 1857 (DOI: 10.1587\/transele.E95.C.1857).","DOI":"10.1587\/transele.E95.C.1857"},{"key":"41","unstructured":"[41] W. Deng, <i>et al.<\/i>: \u201cA 0.0066 mm<sup>2<\/sup> 780 uW fully synthesizable PLL with a current-output DAC and an interpolative phase-coupled oscillator using edge-injection technique,\u201d IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (2014) 266 (DOI: 10.1109\/ISSCC.2014.6757428)."},{"key":"42","unstructured":"[42] D.-H. Oh, <i>et al.<\/i>: \u201cA 2.5 Gb\/s all-digital CDR with a 10b monotonic DCO,\u201d IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (2007) 222 (DOI: 10.1109\/ISSCC.2007.373374)."},{"key":"43","doi-asserted-by":"publisher","unstructured":"[43] H. Song, <i>et al.<\/i>: \u201cA 1.0\u20134.0-Gb\/s all-digital CDR with 1.0-ps period resolution DCO and adaptive proportional gain control,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 424 (DOI: 10.1109\/JSSC.2010.2082272).","DOI":"10.1109\/JSSC.2010.2082272"},{"key":"44","unstructured":"[44] W.-J. Yun, <i>et al.<\/i>: \u201cA 0.6 V noise rejectable all-digital CDR with free running TDC for a pulse-based inductive-coupling interface,\u201d IEEE Asian Solid-State Circuits Conf. Dig. Tech. Papers (2011) 145 (DOI: 10.1109\/ASSCC.2011.6123623)."},{"key":"45","doi-asserted-by":"publisher","unstructured":"[45] M. Loh and A. Emami-Neyestanak: \u201cA 3 \u00d7 9 Gb\/s shared, all-digital CDR for high-speed high-density I\/O,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 641 (DOI: 10.1109\/JSSC.2011.2178557).","DOI":"10.1109\/JSSC.2011.2178557"},{"key":"46","unstructured":"[46] T. Iizuka, <i>et al.<\/i>: \u201cA true 4-cycle lock reference-less all-digital burst-mode CDR utilizing coarse-fine phase generator with embedded TDC,\u201d Proc. IEEE Custom Integrated Circuits Conf. (2013) (DOI: 10.1109\/CICC.2013.6658550)."},{"key":"47","unstructured":"[47] H. J. Mattausch, <i>et al.<\/i>: \u201cLow-power word-parallel nearest-hamming-distance search circuit based on frequency mapping,\u201d Proc. IEEE European Solid-State Circuits Conf. (2010) 538 (DOI: 10.1109\/ESSCIRC.2010.5619762)."},{"key":"48","doi-asserted-by":"publisher","unstructured":"[48] M. Ogawa and T. Shibata: \u201cA delay-encoding-logic array processor for dynamic-programming matching of data sequences,\u201d IEEE J. Solid-State Circuits <b>40<\/b> (2005) 1578 (DOI: 10.1109\/JSSC.2005.847214).","DOI":"10.1109\/JSSC.2005.847214"},{"key":"49","unstructured":"[49] M. Ikeda and K. Asada: \u201cTime-domain minimum-distance detector and its application to low power coding scheme on chip interface,\u201d Proc. European Solid-State Circuits Conf. (1998) 464 (DOI: 10.1109\/ESSCIR.1998.186309)."},{"key":"50","doi-asserted-by":"publisher","unstructured":"[50] Y. Oike, <i>et al.<\/i>: \u201cA high-speed and low-voltage associative co-processor with exact hamming\/manhattan-distance estimation using word-parallel and hierarchical search architecture,\u201d IEEE J. Solid-State Circuits <b>39<\/b> (2004) 1383 (DOI: 10.1109\/JSSC.2004.831805).","DOI":"10.1109\/JSSC.2004.831805"},{"key":"51","unstructured":"[51] Y. Oike, <i>et al.<\/i>: \u201cHierarchical multi-chip architecture for high capacity scalability of fully parallel hamming-distance associative memories,\u201d IEICE Trans. Electron. <b>E87-C<\/b> (2004) 1847."},{"key":"52","unstructured":"[52] M. Nagata, <i>et al.<\/i>: \u201cA minimum-distance search circuit using dual-line PWM signal processing and charge-packet counting techniques,\u201d IEEE Int. Solid-State Circuits Conf. Dig. Tech. Paper (1997) 42 (DOI: 10.1109\/ISSCC.1997.585252)."},{"key":"53","doi-asserted-by":"publisher","unstructured":"[53] X. Wang, <i>et al.<\/i>: \u201cA high dynamic range CMOS image sensor with inpixel light-to-frequency conversion,\u201d IEEE Trans. Electron Devices <b>53<\/b> (2006) 2988 (DOI: 10.1109\/TED.2006.885642).","DOI":"10.1109\/TED.2006.885642"},{"key":"54","unstructured":"[54] M. Ikeda and K. Asada: \u201cDesign of functional memory macro-blocks employing time-domain minimum-distance detection functionality,\u201d Proc. DA Symp. (2000) 139 (in Japanese)."},{"key":"55","doi-asserted-by":"publisher","unstructured":"[55] K. Ito, <i>et al.<\/i>: \u201cA high-performance ramp-voltage-scan winner-take-all circuit in an open loop architecture,\u201d Jpn. J. Appl. Phys. <b>41<\/b> (2002) 2301 (DOI: 10.1143\/JJAP.41.2301).","DOI":"10.1143\/JJAP.41.2301"},{"key":"56","doi-asserted-by":"publisher","unstructured":"[56] H. J. Mattausch, <i>et al.<\/i>: \u201cAssociative memory for nearest-hamming-distance search based on frequency mapping,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 1448 (DOI: 10.1109\/JSSC.2012.2190191).","DOI":"10.1109\/JSSC.2012.2190191"},{"key":"57","unstructured":"[57] H. J. Mattausch, <i>et al.<\/i>: \u201cA 381 fs\/bit, 51.7 nW\/bit nearest hamming-distance search circuit in 65 nm CMOS,\u201d JSAP\/IEEE Symp. VLSI Circuits Dig. Tech. Papers (2011) 192."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/6\/15_15.20182001\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,2]],"date-time":"2025-07-02T23:53:54Z","timestamp":1751500434000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/15\/6\/15_15.20182001\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":57,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.15.20182001","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}