{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T00:30:44Z","timestamp":1769905844552,"version":"3.49.0"},"reference-count":11,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20181016","type":"journal-article","created":{"date-parts":[[2019,1,28]],"date-time":"2019-01-28T22:32:38Z","timestamp":1548714758000},"page":"20181016-20181016","source":"Crossref","is-referenced-by-count":12,"title":["A novel three-dimensional NAND flash structure for improving the erase performance"],"prefix":"10.1587","volume":"16","author":[{"given":"SeonJun","family":"Choi","sequence":"first","affiliation":[{"name":"Department of Electronics and Computer Engineering, Hanyang University"}]},{"given":"Youngtaek","family":"Oh","sequence":"additional","affiliation":[{"name":"Department of Electronics and Computer Engineering, Hanyang University"}]},{"given":"Yun-Heub","family":"Song","sequence":"additional","affiliation":[{"name":"Department of Electronics and Computer Engineering, Hanyang University"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] R. Katsumata, <i>et al.<\/i>: \u201cPipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices,\u201d Symp. VLSI Technology Dig. Tech. Papers (2009) 136."},{"key":"2","unstructured":"[2] J. Jang, <i>et al.<\/i>: \u201cVertical cell array using TCAT (Terabit Cell Array Transistor) technology for ultra high density NAND flash memory,\u201d Symp. VLSI Technology Dig. Tech. Papers (2009) 192."},{"key":"3","unstructured":"[3] W. Kim, <i>et al.<\/i>: \u201cMulti-layered vertical gate NAND flash overcoming stacking limit for terabit density storage,\u201d Symp. VLSI Technology Dig. Tech. Papers (2009) 188."},{"key":"4","unstructured":"[4] International Roadmap for Devices and Systems (2017) https:\/\/irds.ieee.org\/roadmap-2017."},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] B. Wang, <i>et al.<\/i>: \u201cA drain leakage phenomenon in poly silicon channel 3D NAND flash caused by conductive paths along grain boundaries,\u201d Microelectron. Eng. <b>192<\/b> (2018) 66 (DOI: 10.1016\/j.mee.2018.02.009).","DOI":"10.1016\/j.mee.2018.02.009"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] U. M. Bhatt, <i>et al.<\/i>: \u201cPerformance enhancement by optimization of poly grain size and channel thickness in a vertical channel 3-D NAND flash memory,\u201d IEEE Trans. Electron Devices <b>65<\/b> (2018) 1781 (DOI: 10.1109\/TED.2018.2817920).","DOI":"10.1109\/TED.2018.2817920"},{"key":"7","unstructured":"[7] T. Matsuzaki, <i>et al.<\/i>: \u201c1 Mb non-volatile random access memory using oxide semiconductor,\u201d IEEE International Memory Workshop Dig. Tech. Papers (2011) 188 (DOI: 10.1109\/IMW.2011.5873242)."},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] N. Kimizuka and S. Yamazaki: <i>Physics and Technology of Crystalline Oxide Semiconductor CAAC-IGZO: Fundamentals<\/i> (Wiley, New York, 2016) 232.","DOI":"10.1002\/9781119247289"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] S. H. Wu, <i>et al.<\/i>: \u201cPerformance boost of crystalline In-Ga-Zn-O material and transistor with extremely low leakage for IoT normally-off CPU application,\u201d Symp. VLSI Technology Dig. Tech. Papers (2017) 166 (DOI: 10.23919\/VLSIT.2017.7998144).","DOI":"10.23919\/VLSIT.2017.7998144"},{"key":"10","unstructured":"[10] Sentaurus Device User Guide, Version J-2014.9."},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] T. C. Fung, <i>et al.<\/i>: \u201cTwo-dimensional numerical simulation of radio frequency sputter amorphous In\u2013Ga\u2013Zn\u2013O thin-film transistors amorphous In\u2013Ga\u2013Zn\u2013O thin-film transistors,\u201d J. Appl. Phys. <b>106<\/b> (2009) 084511 (DOI: 10.1063\/1.3234400).","DOI":"10.1063\/1.3234400"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/3\/16_16.20181016\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,16]],"date-time":"2019-02-16T04:16:52Z","timestamp":1550290612000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/3\/16_16.20181016\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":11,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20181016","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}