{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T22:57:58Z","timestamp":1648594678301},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20181064","type":"journal-article","created":{"date-parts":[[2019,1,21]],"date-time":"2019-01-21T17:50:24Z","timestamp":1548093024000},"page":"20181064-20181064","source":"Crossref","is-referenced-by-count":1,"title":["Design of a third-order delta-sigma TDC with error-feedback structure"],"prefix":"10.1587","volume":"16","author":[{"given":"Seong-Mun","family":"An","sequence":"first","affiliation":[{"name":"Dept. of Electronic Engineering, Inha University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kyung-Sub","family":"Son","sequence":"additional","affiliation":[{"name":"Dept. of Electronic Engineering, Inha University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Taek-Joon","family":"An","sequence":"additional","affiliation":[{"name":"Dept. of Electronic Engineering, Inha University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jin-Ku","family":"Kang","sequence":"additional","affiliation":[{"name":"Dept. of Electronic Engineering, Inha University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] P. Dudek, <i>et al.<\/i>: \u201cA high-resolution CMOS time-to-digital converter utilizing a Vernier delay line,\u201d IEEE J. Solid-State Circuits <b>35<\/b> (2000) 240 (DOI: 10.1109\/4.823449).","DOI":"10.1109\/4.823449"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] M. Z. Straayer and M. H. Perrott: \u201cA multi-path gated ring oscillator TDC with first-order noise shaping,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 1089 (DOI: 10.1109\/JSSC.2009.2014709).","DOI":"10.1109\/JSSC.2009.2014709"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] A. Elshazly, <i>et al.<\/i>: \u201cA noise-shaping time-to-digital converter using switched-ring oscillators\u2014Analysis, design, and measurement techniques,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 1184 (DOI: 10.1109\/JSSC.2014.2305651).","DOI":"10.1109\/JSSC.2014.2305651"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] J. Song and I.-C. Park: \u201cSpur-free MASH delta-sigma modulation,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>57<\/b> (2010) 2426 (DOI: 10.1109\/TCSI.2010.2043993).","DOI":"10.1109\/TCSI.2010.2043993"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] K. Hosseini and M. P. Kennedy: \u201cMaximum sequence length MASH digital delta\u2013sigma modulators,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>54<\/b> (2007) 2628 (DOI: 10.1109\/TCSI.2007.905653).","DOI":"10.1109\/TCSI.2007.905653"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] C.-K. Kwon, <i>et al.<\/i>: \u201cA 0.4-mW, 4.7-ps resolution single-loop \u0394\u03a3 TDC using a half-delay time integrator,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>24<\/b> (2016) 1184 (DOI: 10.1109\/TVLSI.2015.2438851).","DOI":"10.1109\/TVLSI.2015.2438851"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] Y. Cao, <i>et al.<\/i>: \u201c1-1-1 MASH \u0394\u03a3 time-to-digital converters with 6 ps resolution and third-order noise-shaping,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 2093 (DOI: 10.1109\/JSSC.2012.2199530).","DOI":"10.1109\/JSSC.2012.2199530"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] B. Young, <i>et al.<\/i>: \u201cA 2.4 ps resolution 2.1 mW second-order noise-shaped time-to-digital converter with 3.2 ns range in 1 MHz bandwidth,\u201d IEEE Custom Integrated Circuits Conference (2010) 19 (DOI: 10.1109\/CICC.2010.5617612).","DOI":"10.1109\/CICC.2010.5617612"},{"key":"9","unstructured":"[9] J.-P. Hong, <i>et al.<\/i>: \u201cA 0.004 mm<sup>2<\/sup> 250 \u00b5W \u0394\u03a3 TDC with time-difference accumulator and a 0.012 mm<sup>2<\/sup> 2.5 mW bang-bang digital PLL using PRNG for low-power SoC applications,\u201d IEEE ISSCC (2012) 19 (DOI: 10.1109\/ISSCC.2012.6176992)."},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] M.-S. Hwang, <i>et al.<\/i>: \u201cReduction of pump current mismatch in charge-pump PLL,\u201d Electron. Lett. <b>45<\/b> (2009) 135 (DOI: 10.1049\/el:20092727).","DOI":"10.1049\/el:20092727"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/3\/16_16.20181064\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,2,15]],"date-time":"2019-02-15T23:17:07Z","timestamp":1550272627000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/3\/16_16.20181064\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":10,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20181064","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}