{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T06:34:27Z","timestamp":1648535667063},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20181108","type":"journal-article","created":{"date-parts":[[2019,2,3]],"date-time":"2019-02-03T22:27:31Z","timestamp":1549232851000},"page":"20181108-20181108","source":"Crossref","is-referenced-by-count":1,"title":["ALPHA: A hybrid topology for memory-centric network"],"prefix":"10.1587","volume":"16","author":[{"given":"Jiaxiang","family":"Li","sequence":"first","affiliation":[{"name":"State Key Laboratory of ISN, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huaxi","family":"Gu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ISN, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shixiong","family":"Qi","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ISN, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Haoran","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Electronic Engineering, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kang","family":"Wang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ISN, Xidian University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] M. Zia, <i>et al.<\/i>: \u201cChip-to-chip interconnect integration technologies,\u201d IEICE Electron. Express <b>13<\/b> (2016) 20162001 (DOI: 10.1587\/elex.13.20162001).","DOI":"10.1587\/elex.13.20162001"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] K. Wang, <i>et al.<\/i>: \u201cOn the design of a 3D optical interconnected memory system,\u201d IEICE Electron. Express <b>11<\/b> (2014) 20140664 (DOI: 10.1587\/elex.11.20140664).","DOI":"10.1587\/elex.11.20140664"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] G. Kim, <i>et al.<\/i>: \u201cMemory-centric system interconnect design with hybrid memory cubes,\u201d PACT (2013) 145 (DOI: 10.1109\/PACT.2013.6618812).","DOI":"10.1109\/PACT.2013.6618812"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] X. Jian, <i>et al.<\/i>: \u201cUnderstanding and optimizing power consumption in memory networks,\u201d HPCA (2017) 229 (DOI: 10.1109\/HPCA.2017.60).","DOI":"10.1109\/HPCA.2017.60"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] S. Qi, <i>et al.<\/i>: \u201cTestudo: A low latency and high-efficient memory-centric network using optical interconnect,\u201d GLOBECOM (2017) (DOI: 10.1109\/GLOCOM.2017.8254776).","DOI":"10.1109\/GLOCOM.2017.8254776"},{"key":"6","unstructured":"[6] Hybrid Memory Cube Specification 2.1, Micron (2015)."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] D. Fujiki, <i>et al.<\/i>: \u201cRandomizing packet memory networks for low-latency processor-memory communication,\u201d PDP (2016) 168 (DOI: 10.1109\/PDP.2016.18).","DOI":"10.1109\/PDP.2016.18"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] X. Yu, <i>et al.<\/i>: \u201cThor: A scalable hybrid switching architecture for data centers,\u201d IEEE Trans. Commun. <b>66<\/b> (2018) 4653 (DOI: 10.1109\/TCOMM.2018.2831200).","DOI":"10.1109\/TCOMM.2018.2831200"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] J. Kim, <i>et al.<\/i>: \u201cFlattened butterfly topology for on-chip networks,\u201d MICRO (2007) 172 (DOI: 10.1109\/MICRO.2007.29).","DOI":"10.1109\/MICRO.2007.29"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] J. Kim, <i>et al.<\/i>: \u201cTechnology-driven, highly-scalable dragonfly topology,\u201d ISCA (2008) 77 (DOI: 10.1109\/ISCA.2008.19).","DOI":"10.1109\/ISCA.2008.19"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/4\/16_16.20181108\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,2]],"date-time":"2019-03-02T05:30:55Z","timestamp":1551504655000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/4\/16_16.20181108\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":10,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20181108","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}