{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T00:10:47Z","timestamp":1649031047166},"reference-count":15,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20181118","type":"journal-article","created":{"date-parts":[[2019,2,3]],"date-time":"2019-02-03T17:27:33Z","timestamp":1549214853000},"page":"20181118-20181118","source":"Crossref","is-referenced-by-count":1,"title":["An inverter chain with parallel output nodes for eliminating single-event transient pulse"],"prefix":"10.1587","volume":"16","author":[{"given":"Changyong","family":"Liu","sequence":"first","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiting","family":"Lin","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiulong","family":"Wu","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chunyu","family":"Peng","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qiang","family":"Zhao","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuan","family":"Li","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junning","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Electronics and Information Engineering, Anhui University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC & System, Department of Microelectronics, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiangdong","family":"Hu","sequence":"additional","affiliation":[{"name":"Shanghai High Performance Integrated Circuit Design Center"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] P. E. Dodd, <i>et al.<\/i>: \u201cBasic mechanisms and modeling of single-event upset in digital microelectronics,\u201d IEEE Trans. Nucl. Sci. <b>50<\/b> (2003) 583 (DOI: 10.1109\/TNS.2003.813129).","DOI":"10.1109\/TNS.2003.813129"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] M. J. Gadlage, <i>et al.<\/i>: \u201cComparison of heavy ion and proton induced combinatorial and sequential logic error rates in a deep submicron process,\u201d IEEE Trans. Nucl. Sci. <b>52<\/b> (2005) 2120 (DOI: 10.1109\/TNS.2005.860678).","DOI":"10.1109\/TNS.2005.860678"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] A. Balasubramanian, <i>et al.<\/i>: \u201cRHBD techniques for mitigating effects of single-event hits using guard-gates,\u201d IEEE Trans. Nucl. Sci. <b>52<\/b> (2005) 2531 (DOI: 10.1109\/TNS.2005.860719).","DOI":"10.1109\/TNS.2005.860719"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] J. Benedetto, <i>et al.<\/i>: \u201cHeavy ion-induced digital single-event transients in deep submicron processes,\u201d IEEE Trans. Nucl. Sci. <b>51<\/b> (2004) 3480 (DOI: 10.1109\/TNS.2004.839173).","DOI":"10.1109\/TNS.2004.839173"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] S. Lin, <i>et al.<\/i>: \u201cAnalysis and design of nanoscale CMOS storage elements for single-event hardening with multiple-node upset,\u201d IEEE Trans. Device Mater. Rel. <b>12<\/b> (2012) 68 (DOI: 10.1109\/TDMR.2011.2167233).","DOI":"10.1109\/TDMR.2011.2167233"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] R. C. Baumann: \u201cSoft errors in advanced semiconductor devices-part I: the three radiation sources,\u201d IEEE Trans. Device Mater. Rel. <b>1<\/b> (2001) 17 (DOI: 10.1109\/7298.946456).","DOI":"10.1109\/7298.946456"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] J. Chen, <i>et al.<\/i>: \u201cNovel layout technique for single-event transient mitigation using dummy transistor,\u201d IEEE Trans. Device Mater. Rel. <b>13<\/b> (2013) 177 (DOI: 10.1109\/TDMR.2012.2227261).","DOI":"10.1109\/TDMR.2012.2227261"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] M. P. Baze, <i>et al.<\/i>: \u201cA digital CMOS design technique for SEU hardening,\u201d IEEE Trans. Nucl. Sci. <b>47<\/b> (2000) 2603 (DOI: 10.1109\/23.903815).","DOI":"10.1109\/23.903815"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] K. P. Rodbell, <i>et al.<\/i>: \u201c32 and 45 nm radiation-hardened-by-design (RHBD) SOI latches,\u201d IEEE Trans. Nucl. Sci. <b>58<\/b> (2011) 2702 (DOI: 10.1109\/TNS.2011.2171715).","DOI":"10.1109\/TNS.2011.2171715"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] J. Chen, <i>et al.<\/i>: \u201cSimulation study of the layout technique for P-hit single-event transient mitigation via the source isolation,\u201d IEEE Trans. Device Mater. Rel. <b>12<\/b> (2012) 501 (DOI: 10.1109\/TDMR.2012.2191971).","DOI":"10.1109\/TDMR.2012.2191971"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] C. Y. Liu, <i>et al.<\/i>: \u201cA dual-output hardening design of inverter chain for p-hit single-event transient pulse elimination,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180604 (DOI: 10.1587\/elex.15.20180604).","DOI":"10.1587\/elex.15.20180604"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] L. H.-H. Kelin, <i>et al.<\/i>: \u201cLEAP: Layout design through error-aware transistor positioning for soft-error resilient sequential cell design,\u201d Proc. IEEE IRPS (2010) 203 (DOI: 10.1109\/IRPS.2010.5488829).","DOI":"10.1109\/IRPS.2010.5488829"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] J. R. Ahlbin, <i>et al.<\/i>: \u201cEffect of multiple-transistor charge collection on single-event transient pulse widths,\u201d IEEE Trans. Device Mater. Rel. <b>11<\/b> (2011) 401 (DOI: 10.1109\/TDMR.2011.2157506).","DOI":"10.1109\/TDMR.2011.2157506"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] J. R. Ahlbin, <i>et al.<\/i>: \u201cDouble-pulse-single-event transients in combinational logic,\u201d Proc. IEEE IRPS (2011) 258 (DOI: 10.1109\/IRPS.2011.5784486).","DOI":"10.1109\/IRPS.2011.5784486"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] C. Peng, <i>et al.<\/i>: \u201cA radiation harden enhanced Quatro (RHEQ) SRAM cell,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170784 (DOI: 10.1587\/elex.14.20170784).","DOI":"10.1587\/elex.14.20170784"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/4\/16_16.20181118\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,2]],"date-time":"2019-03-02T00:30:53Z","timestamp":1551486653000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/4\/16_16.20181118\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":15,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20181118","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}