{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,22]],"date-time":"2024-06-22T01:38:07Z","timestamp":1719020287821},"reference-count":32,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20190005","type":"journal-article","created":{"date-parts":[[2019,2,7]],"date-time":"2019-02-07T22:37:39Z","timestamp":1549579059000},"page":"20190005-20190005","source":"Crossref","is-referenced-by-count":5,"title":["A charge pump system with new regulation and clocking scheme"],"prefix":"10.1587","volume":"16","author":[{"given":"Wenyi","family":"Zhu","sequence":"first","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences"},{"name":"Shanghai Huahong Grace Semiconductor Manufacturing Corporation"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianwei","family":"Jiang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences"},{"name":"Shanghai Huahong Grace Semiconductor Manufacturing Corporation"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dianpeng","family":"Lin","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences"},{"name":"Shanghai Huahong Grace Semiconductor Manufacturing Corporation"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Xiao","sequence":"additional","affiliation":[{"name":"Shanghai Huahong Grace Semiconductor Manufacturing Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guangjun","family":"Yang","sequence":"additional","affiliation":[{"name":"Shanghai Huahong Grace Semiconductor Manufacturing Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoyun","family":"Li","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shichang","family":"Zou","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences"},{"name":"Shanghai Huahong Grace Semiconductor Manufacturing Corporation"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] R. Bez, <i>et al.<\/i>: \u201cIntroduction to flash memory,\u201d Proc. IEEE <b>91<\/b> (2003) 489 (DOI: 10.1109\/JPROC.2003.811702).","DOI":"10.1109\/JPROC.2003.811702"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] Y. Xu, <i>et al.<\/i>: \u201cA 280 KBytes twin-bit-cell embedded NOR flash memory with a novel sensing current protection enhanced technique and high-voltage generating systems,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>65<\/b> (2018) 1569 (DOI: 10.1109\/TCSII.2017.2764179).","DOI":"10.1109\/TCSII.2017.2764179"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] H. Zhang and L. Lu: \u201cA low-voltage sense amplifier for embedded flash memories,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>62<\/b> (2015) 236 (DOI: 10.1109\/TCSII.2014.2368259).","DOI":"10.1109\/TCSII.2014.2368259"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] Q. Dong, <i>et al.<\/i>: \u201c11.2 A 1 Mb embedded NOR flash memory with 39 \u00b5W program power for mm-scale high-temperature sensor nodes,\u201d ISSCC Dig. Tech. Papers (2017) 198 (DOI: 10.1109\/ISSCC.2017.7870329).","DOI":"10.1109\/ISSCC.2017.7870329"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] S.-K. Won, <i>et al.<\/i>: \u201cHigh-voltage wordline generator for low-power program operation in NAND flash memories,\u201d ASSCC (2011) 169 (DOI: 10.1109\/ASSCC.2011.6123629).","DOI":"10.1109\/ASSCC.2011.6123629"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] T. Tanzawa, <i>et al.<\/i>: \u201cWordline voltage generating system for low-power low-voltage flash memories,\u201d IEEE J. Solid-State Circuits <b>36<\/b> (2001) 55 (DOI: 10.1109\/4.896229).","DOI":"10.1109\/4.896229"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] Y. Du, <i>et al.<\/i>: \u201cAn ultra low-power solution for EEPROM in passive UHF RFID tag IC with a novel read circuit and a time-divided charge pump,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>60<\/b> (2013) 2177 (DOI: 10.1109\/TCSI.2013.2239095).","DOI":"10.1109\/TCSI.2013.2239095"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] W.-C. Chang, <i>et al.<\/i>: \u201cAn ultra low power operated logic NVM for passive UHF RFID tag applications,\u201d ICICDT (2016) 1 (DOI: 10.1109\/ICICDT.2016.7542048).","DOI":"10.1109\/ICICDT.2016.7542048"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] H. Dagan, <i>et al.<\/i>: \u201cA low-power DCVSL-like GIDL-free voltage driver for low-cost RFID nonvolatile memory,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 1497 (DOI: 10.1109\/JSSC.2013.2252524).","DOI":"10.1109\/JSSC.2013.2252524"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] X. Jiang, <i>et al.<\/i>: \u201cHigh-efficiency charge pumps for low-power on-chip applications,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>65<\/b> (2018) 1143 (DOI: 10.1109\/TCSI.2017.2759767).","DOI":"10.1109\/TCSI.2017.2759767"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] S. Choi, <i>et al.<\/i>: \u201cEfficiency optimization of charge pump circuit in NAND FLASH memory,\u201d IEICE Electron. Express <b>8<\/b> (2011) 1343 (DOI: 10.1587\/elex.8.1343).","DOI":"10.1587\/elex.8.1343"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] J. Tsai, <i>et al.<\/i>: \u201cA 1 V input, 3 V-to-6 V output, 58%-efficient integrated charge pump with a hybrid topology for area reduction and an improved efficiency by using parasitics,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 2533 (DOI: 10.1109\/JSSC.2015.2465853).","DOI":"10.1109\/JSSC.2015.2465853"},{"key":"13","unstructured":"[13] R. Karadi and G. V. Pique: \u201c4.8 3-Phase 6\/1 switched-capacitor DC-DC boost converter providing 16 V at 7 mA and 70.3% efficiency in 1.1 mm<sup>3<\/sup>,\u201d ISSCC (2014) 92 (DOI: 10.1109\/ISSCC.2014.6757352)."},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] Y. Xu, <i>et al.<\/i>: \u201cArea-efficient charge pump with local boost technique for embedded flash memory,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170944 (DOI: 10.1587\/elex.14.20170944).","DOI":"10.1587\/elex.14.20170944"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] J. Shin, <i>et al.<\/i>: \u201cA new charge pump without degradation in threshold voltage due to body effect [memory applications],\u201d IEEE J. Solid-State Circuits <b>35<\/b> (2000) 1227 (DOI: 10.1109\/4.859515).","DOI":"10.1109\/4.859515"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] G. Palumbo, <i>et al.<\/i>: \u201cCharge-pump circuits: Power-consumption optimization,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>49<\/b> (2002) 1535 (DOI: 10.1109\/TCSI.2002.804544).","DOI":"10.1109\/TCSI.2002.804544"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] R. Pelliconi, <i>et al.<\/i>: \u201cPower efficient charge pump in deep submicron standard CMOS technology,\u201d IEEE J. Solid-State Circuits <b>38<\/b> (2003) 1068 (DOI: 10.1109\/JSSC.2003.811991).","DOI":"10.1109\/JSSC.2003.811991"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] Y. Ismail, <i>et al.<\/i>: \u201cA 36-V 49% efficient hybrid charge pump in nanometer-scale bulk CMOS technology,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 781 (DOI: 10.1109\/JSSC.2016.2636876).","DOI":"10.1109\/JSSC.2016.2636876"},{"key":"19","unstructured":"[19] Y. Ismail, <i>et al.<\/i>: \u201c23.8 A 34 V charge pump in 65 nm bulk CMOS technology,\u201d ISSCC Dig. Tech. Pap. (2014) (DOI: 10.1109\/ISSCC.2014.6757491)."},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] C. Huang, <i>et al.<\/i>: \u201cA 1.2 mV ripple, 4.5 V charge pump using controllable pumping current technology,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170699 (DOI: 10.1587\/elex.14.20170699).","DOI":"10.1587\/elex.14.20170699"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] S. Bou-Sleiman and M. Ismail: \u201cDynamic self-regulated charge pump with improved immunity to PVT variations,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>22<\/b> (2014) 1716 (DOI: 10.1109\/TVLSI.2013.2278375).","DOI":"10.1109\/TVLSI.2013.2278375"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] Q. Dong, <i>et al.<\/i>: \u201cA 114-pW PMOS-only, trim-free voltage reference with 0.26% within-wafer inaccuracy for nW systems,\u201d VLSI-Circuits (2016) 1 (DOI: 10.1109\/VLSIC.2016.7573494).","DOI":"10.1109\/VLSIC.2016.7573494"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] M.-H. Huang, <i>et al.<\/i>: \u201cLow-ripple and dual-phase charge pump circuit regulated by switched-capacitor-based bandgap reference,\u201d IEEE Trans. Power Electron. <b>24<\/b> (2009) 1161 (DOI: 10.1109\/TPEL.2008.2010546).","DOI":"10.1109\/TPEL.2008.2010546"},{"key":"24","unstructured":"[24] F. B\u00eez\u00eeitu: \u201cDickson charge pump regulation mechanism optimized for EMC performance,\u201d International Semiconductor Conference (2015) 193 (DOI: 10.1109\/SMICND.2015.7355205)."},{"key":"25","unstructured":"[25] Y. Potanin: \u201cMethod and apparatus for a DC-DC charge pump voltage converter-regulator circuit,\u201d U.S. Patent 6717458."},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] J. Ding, <i>et al.<\/i>: \u201cClock swing enhanced charge pump,\u201d IEEE International Conference of Electron Devices and Solid-State Circuits (2011) 1 (DOI: 10.1109\/EDSSC.2011.6117705).","DOI":"10.1109\/EDSSC.2011.6117705"},{"key":"27","unstructured":"[27] N. V. Qui, <i>et al.<\/i>: \u201cClock generator circuit for a charge pump Nguyen,\u201d U.S. Patent 8710907."},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] M. Huang, <i>et al.<\/i>: \u201cDouble charge pump circuit with triple charge sharing clock scheme,\u201d IEEE International Conf. Asic IEEE (2011) (DOI: 10.1109\/ASICON.2011.6157139).","DOI":"10.1109\/ASICON.2011.6157139"},{"key":"29","unstructured":"[29] M. A. Ansari, <i>et al.<\/i>: \u201cSingle clock charge pump designed in 0.35 \u00b5m technology,\u201d Proc. 18th International Conference Mixed Design of Integrated Circuits and Systems (2011)."},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] B. Rumberg, <i>et al.<\/i>: \u201cA regulated charge pump for tunneling floating-gate transistors,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>64<\/b> (2017) 516 (DOI: 10.1109\/TCSI.2016.2613080).","DOI":"10.1109\/TCSI.2016.2613080"},{"key":"31","doi-asserted-by":"publisher","unstructured":"[31] Z. Luo, <i>et al.<\/i>: \u201cRegulated charge pump with new clocking scheme for smoothing the charging current in low voltage CMOS process,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>64<\/b> (2017) 528 (DOI: 10.1109\/TCSI.2016.2619693).","DOI":"10.1109\/TCSI.2016.2619693"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] W. Steve Ngueya, <i>et al.<\/i>: \u201cHigh voltage recycling scheme to improve power consumption of regulated charge pumps,\u201d 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (2017) 1 (DOI: 10.1109\/PATMOS.2017.8106995).","DOI":"10.1109\/PATMOS.2017.8106995"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/4\/16_16.20190005\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,2]],"date-time":"2019-03-02T05:31:25Z","timestamp":1551504685000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/4\/16_16.20190005\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":32,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190005","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}