{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T04:12:13Z","timestamp":1769919133917,"version":"3.49.0"},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20190053","type":"journal-article","created":{"date-parts":[[2019,3,5]],"date-time":"2019-03-05T22:37:34Z","timestamp":1551825454000},"page":"20190053-20190053","source":"Crossref","is-referenced-by-count":9,"title":["Optimization of synthesis filters for hybrid filter bank DACs"],"prefix":"10.1587","volume":"16","author":[{"given":"Linglong","family":"Yin","sequence":"first","affiliation":[{"name":"School of Automation Engineering, University of Electronic Science and Technology of China"}]},{"given":"Shulin","family":"Tian","sequence":"additional","affiliation":[{"name":"School of Automation Engineering, University of Electronic Science and Technology of China"}]},{"given":"Ke","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Automation Engineering, University of Electronic Science and Technology of China"}]},{"given":"Guangkun","family":"Guo","sequence":"additional","affiliation":[{"name":"School of Automation Engineering, University of Electronic Science and Technology of China"}]},{"given":"Yindong","family":"Xiao","sequence":"additional","affiliation":[{"name":"School of Automation Engineering, University of Electronic Science and Technology of China"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] S. Balasubramanian, <i>et al.<\/i>: \u201cUltimate transmission,\u201d IEEE Microw. Mag. <b>13<\/b> (2012) 64 (DOI: 10.1109\/MMM.2011.2173983).","DOI":"10.1109\/MMM.2011.2173983"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] G. Engel, <i>et al.<\/i>: \u201cRF digital-to-analog converters enable direct synthesis of communications signals,\u201d IEEE Commun. Mag. <b>50<\/b> (2012) 108 (DOI: 10.1109\/MCOM.2012.6316784).","DOI":"10.1109\/MCOM.2012.6316784"},{"key":"3","unstructured":"[3] A. Balteanu, <i>et al.<\/i>: \u201cA 6-bit segmented DAC architecture with up to 56-GHz sampling clock and 6-Vpp differential swing,\u201d IEEE Trans. Microw. Theory Techn. <b>64<\/b> (2016) 881 (DOI: 10.1109\/TMTT.2016.2525825)."},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] S. R. Velazquez, <i>et al.<\/i>: \u201cDesign of hybrid filter banks for analog\/digital conversion,\u201d IEEE Trans. Signal Process. <b>46<\/b> (1998) 956 (DOI: 10.1109\/78.668549).","DOI":"10.1109\/78.668549"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] X. Peng, <i>et al.<\/i>: \u201cCalibration technique for new-structure, two-channel hybrid filter banks ADC,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180290 (DOI: 10.1587\/elex.15.20180290).","DOI":"10.1587\/elex.15.20180290"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] X. Liu and Y. Zhao: \u201cA novel oversampling scheme for design of hybrid filter bank based ADCs,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180007 (DOI: 10.1587\/elex.15.20180007).","DOI":"10.1587\/elex.15.20180007"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] X. Liu, <i>et al.<\/i>: \u201cAdaptable hybrid filter bank analog-to-digital converters for simplifying wideband receivers,\u201d IEEE Commun. Lett. <b>21<\/b> (2017) 1525 (DOI: 10.1109\/LCOMM.2017.2690281).","DOI":"10.1109\/LCOMM.2017.2690281"},{"key":"8","unstructured":"[8] C. Lelandais-Perrault, <i>et al.<\/i>: \u201cWideband, bandpass, and versatile hybrid filter bank A\/D conversion for software radio,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>56<\/b> (2009) 1772 (DOI: 10.1109\/TCSI2008.2008289)."},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] D. Asemani, <i>et al.<\/i>: \u201cSubband architecture for hybrid filter bank A\/D converters,\u201d IEEE J. Sel. Topics Signal Process. <b>2<\/b> (2008) 191 (DOI: 10.1109\/JSTSP.2008.922469).","DOI":"10.1109\/JSTSP.2008.922469"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] B. Szlachetko: \u201cToward wide-band high-resolution analog-to-digital converters using hybrid filter bank architecture,\u201d Circuits Syst. Signal Process. <b>35<\/b> (2016) 1257 (DOI: 10.1007\/s00034-015-0117-2).","DOI":"10.1007\/s00034-015-0117-2"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] S. Saponara, <i>et al.<\/i>: \u201cArchitectural exploration and design of time-interleaved SAR arrays for low-power and high speed A\/D converters,\u201d IEICE Trans. Electron. <b>E92-C<\/b> (2009) 843 (DOI: 10.1587\/transele.E92.C.843).","DOI":"10.1587\/transele.E92.C.843"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] N. Li, <i>et al.<\/i>: \u201cCalibration for frequency-dependent mismatches in bandpass sampling TIADCs,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170851 (DOI: 10.1587\/elex.14.20170851).","DOI":"10.1587\/elex.14.20170851"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] P. Satarzadeh, <i>et al.<\/i>: \u201cAdaptive semiblind calibration of bandwidth mismatch for two-channel time-interleaved ADCs,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>56<\/b> (2009) 2075 (DOI: 10.1109\/TCSI.2008.2010154).","DOI":"10.1109\/TCSI.2008.2010154"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] P. Monsurr\u00f2 and A. Trifiletti: \u201cSubsampling models of bandwidth mismatch for time-interleaved converter calibration,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>62<\/b> (2015) 957 (DOI: 10.1109\/TCSII.2015.2458131).","DOI":"10.1109\/TCSII.2015.2458131"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] Y. Wang, <i>et al.<\/i>: \u201cAn anti-alias harmonic-reject phase modulation for digital outphasing transmitter,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20171258 (DOI: 10.1587\/elex.15.20171258).","DOI":"10.1587\/elex.15.20171258"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] M. D\u2019Apuzzo, <i>et al.<\/i>: \u201cModeling DAC Output Waveforms,\u201d IEEE Trans. Instrum. Meas. <b>59<\/b> (2010) 2854 (DOI: 10.1109\/TIM.2010.2046649).","DOI":"10.1109\/TIM.2010.2046649"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] S. J. Liu, <i>et al.<\/i>: \u201cCalibration for realization errors of two-channel hybrid filter bank analog-to-digital converters based on frequency-dependent model,\u201d Circuits Syst. Signal Process. <b>33<\/b> (2014) 761 (DOI: 10.1007\/s00034-013-9657-5).","DOI":"10.1007\/s00034-013-9657-5"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] S. J. Darak, <i>et al.<\/i>: \u201cReconfigurable filter bank with complete control over subband bandwidths for multistandard wireless communication receivers,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 1772 (DOI: 10.1109\/TVLSI.2014.2347899).","DOI":"10.1109\/TVLSI.2014.2347899"},{"key":"19","unstructured":"[19] C. Lelandais-Perrault, <i>et al.<\/i>: \u201cHybrid filter banks A\/D converters using IIR synthesis filters,\u201d MWSCAS (2005) 1518 (DOI: 10.1109\/MWSCAS.2005.1594402)."},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] D. E. Marelli, <i>et al.<\/i>: \u201cHybrid filterbank ADCs with blind filterbank estimation,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>58<\/b> (2011) 2446 (DOI: 10.1109\/TCSI.2011.2123750).","DOI":"10.1109\/TCSI.2011.2123750"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] W. Wang and Z.-J. Zhang: \u201cDesign of hybrid filter banks using norm performance measures,\u201d IET Signal Process. <b>7<\/b> (2013) 598 (DOI: 10.1049\/iet-spr.2012.0136).","DOI":"10.1049\/iet-spr.2012.0136"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] X. Yang, <i>et al.<\/i>: \u201cMinimax design of digital FIR filters using linear programming in bandwidth interleaving digital-to-analog converter,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180565 (DOI: 10.1587\/elex.15.20180565).","DOI":"10.1587\/elex.15.20180565"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] X. Yang, <i>et al.<\/i>: \u201cMinimax and WLS designs of digital FIR filters using SOCP for aliasing errors reduction in BI-DAC,\u201d IEEE Access <b>7<\/b> (2019) 11722 (DOI: 10.1109\/ACCESS.2019.2891974).","DOI":"10.1109\/ACCESS.2019.2891974"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] X. Yang, <i>et al.<\/i>: \u201cEstimation and compensation methods of time delay and phase offset in hybrid filter bank DACs,\u201d Electron. Lett. <b>54<\/b> (2018) 806 (DOI: 10.1049\/el.2018.0937).","DOI":"10.1049\/el.2018.0937"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] X. Peng, <i>et al.<\/i>: \u201cAnalysis and design of M-channel hybrid filter bank with digital calibration,\u201d IEEE Access <b>6<\/b> (2018) 24606 (DOI: 10.1109\/ACCESS.2018.2830967).","DOI":"10.1109\/ACCESS.2018.2830967"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] P. Lowenborg, <i>et al.<\/i>: \u201cTwo-channel digital and hybrid analog\/digital multirate filter banks with very low-complexity analysis or synthesis filters,\u201d IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. <b>50<\/b> (2003) 355 (DOI: 10.1109\/TCSII.2003.813589).","DOI":"10.1109\/TCSII.2003.813589"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] S. J. Mazlouman, <i>et al.<\/i>: \u201cDigital compensation techniques for frequency-translating hybrid analog-to-digital converters,\u201d IEEE Trans. Instrum. Meas. <b>60<\/b> (2011) 758 (DOI: 10.1109\/TIM.2010.2045254).","DOI":"10.1109\/TIM.2010.2045254"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] I. Sharma, <i>et al.<\/i>: \u201cAn efficient method for designing multiplier-less non-uniform filter bank based on hybrid method using CSE technique,\u201d Circuits Syst. Signal Process. <b>36<\/b> (2017) 1169 (DOI: 10.1007\/s00034-016-0351-2).","DOI":"10.1007\/s00034-016-0351-2"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] S. H. Zhao and S. C. Chan: \u201cDesign and multiplierless realization of digital synthesis filters for hybrid-filter-bank A\/D converters,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>56<\/b> (2009) 2221 (DOI: 10.1109\/TCSI.2008.2012213).","DOI":"10.1109\/TCSI.2008.2012213"},{"key":"30","unstructured":"[30] S. R. Velazquez, <i>et al.<\/i>: \u201cA hybrid filter bank approach to analog-to-digital conversion,\u201d Proc. IEEE-SP Int. Symp. Time-Frequency Time-Scale Anal. (1994) 116 (DOI: 10.1109\/TFSA.1994.467350)."},{"key":"31","doi-asserted-by":"publisher","unstructured":"[31] R. Brayton, <i>et al.<\/i>: \u201cA new algorithm for statistical circuit design based on quasi-Newton methods and function splitting,\u201d IEEE Trans. Circuits Syst. <b>26<\/b> (1979) 784 (DOI: 10.1109\/TCS.1979.1084701).","DOI":"10.1109\/TCS.1979.1084701"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/6\/16_16.20190053\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,25]],"date-time":"2019-05-25T03:22:52Z","timestamp":1558754572000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/6\/16_16.20190053\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":31,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190053","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}