{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,26]],"date-time":"2025-09-26T13:25:06Z","timestamp":1758893106597},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20190116","type":"journal-article","created":{"date-parts":[[2019,4,17]],"date-time":"2019-04-17T18:03:09Z","timestamp":1555524189000},"page":"20190116-20190116","source":"Crossref","is-referenced-by-count":1,"title":["A 1.05-V 62-MHz with 0.12-nW standby power SOTB-65 nm chip of 32-point DCT based on adaptive CORDIC"],"prefix":"10.1587","volume":"16","author":[{"given":"Duc-Hung","family":"Le","sequence":"first","affiliation":[{"name":"University of Science, Vietnam National University"}]},{"given":"Trong-Thuc","family":"Hoang","sequence":"additional","affiliation":[{"name":"University of Electro-Communications (UEC)"}]},{"given":"Cong-Kha","family":"Pham","sequence":"additional","affiliation":[{"name":"University of Electro-Communications (UEC)"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] A. Madanayake, <i>et al.<\/i>: \u201cLow-power VLSI architectures for DCTDWT: Precision vs approximation for HD video, biomedical, and smart antenna applications,\u201d IEEE Circuits Syst. Mag. <b>15<\/b> (2015) 25 (DOI: 10.1109\/MCAS.2014.2385553).","DOI":"10.1109\/MCAS.2014.2385553"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] W. B. Pennebaker and J. L. Mitchell: <i>JPEG: Still Image Data Compression Standard<\/i> (Van Nostrand Reinhold, Kentucky, USA, 1992) (DOI: 10.1016\/0920-5489(93)90038-S).","DOI":"10.1016\/0920-5489(93)90038-S"},{"key":"3","unstructured":"[3] Int. Telecomm. Union - Telecomm. Standardization Sector: T-REC-H.263-200501-I (2005) https:\/\/www.itu.int\/rec\/T-REC-H.263-200501-I\/en."},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] T. Wiegand, <i>et al.<\/i>: \u201cOverview of the H.264\/AVC video coding standard,\u201d IEEE Trans. Circuits Syst. Video Technol. <b>13<\/b> (2003) 560 (DOI: 10.1109\/TCSVT.2003.815165).","DOI":"10.1109\/TCSVT.2003.815165"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] M. T. Pourazad, <i>et al.<\/i>: \u201cHEVC: The new gold standard for video compression: How does HEVC compare with H.264\/AVC?,\u201d IEEE Consum. Electron. Mag. <b>1<\/b> (2012) 36 (DOI: 10.1109\/MCE.2012.2192754).","DOI":"10.1109\/MCE.2012.2192754"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] W.-H. Chen, <i>et al.<\/i>: \u201cA fast computational algorithm for the discrete cosine transform,\u201d IEEE Trans. Commun. <b>25<\/b> (1977) 1004 (DOI: 10.1109\/TCOM.1977.1093941).","DOI":"10.1109\/TCOM.1977.1093941"},{"key":"7","unstructured":"[7] C. Loeffler, <i>et al.<\/i>: \u201cPractical fast 1-D DCT algorithms with 11 multiplications,\u201d ICASSP (1989) 988 (DOI: 10.1109\/ICASSP.1989.266596)."},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] J. Liang and T. D. Tran: \u201cFast multiplierless approximations of the DCT with the lifting scheme,\u201d IEEE Trans. Signal Process. <b>49<\/b> (2001) 3032 (DOI: 10.1109\/78.969511).","DOI":"10.1109\/78.969511"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] M. Parfieniuk, <i>et al.<\/i>: \u201cShort-critical-path and structurally orthogonal scaled CORDIC-based approximations of the eight-point discrete cosine transform,\u201d IET Circuits Dev. Syst. <b>7<\/b> (2013) 150 (DOI: 10.1049\/iet-cds.2012.0233).","DOI":"10.1049\/iet-cds.2012.0233"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] P. K. Meher, <i>et al.<\/i>: \u201cEfficient integer DCT architectures for HEVC,\u201d IEEE Trans. Circuits Syst. Video Technol. <b>24<\/b> (2014) 168 (DOI: 10.1109\/TCSVT.2013.2276862).","DOI":"10.1109\/TCSVT.2013.2276862"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] M. Jridi, <i>et al.<\/i>: \u201cA generalized algorithm and reconfigurable architecture for efficient and scalable orthogonal approximation of DCT,\u201d IEEE Trans. Circuits and Syst. I, Reg. Papers <b>62<\/b> (2015) 449 (DOI: 10.1109\/TCSI.2014.2360763).","DOI":"10.1109\/TCSI.2014.2360763"},{"key":"12","unstructured":"[12] M. Masera, <i>et al.<\/i>: \u201cAdaptive approximated DCT architectures for HEVC,\u201d IEEE Trans. Circuits Syst. Video Technol. <b>27<\/b> (2016) 2714 (DOI: 10.1109\/TCSVT.2016.2595320)."},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] S. Chatterjee and K. Sarawadekar: \u201cAn optimized architecture of HEVC core transform using real-valued DCT coefficients,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>65<\/b> (2018) 2052 (DOI: 10.1109\/TCSII.2018.2815532).","DOI":"10.1109\/TCSII.2018.2815532"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] H. Jeong, <i>et al.<\/i>: \u201cLow-power multiplierless DCT architecture using image correlation,\u201d IEEE Trans. Consum. Electron. <b>50<\/b> (2004) 262 (DOI: 10.1109\/TCE.2004.1277872).","DOI":"10.1109\/TCE.2004.1277872"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] C.-C. Sun, <i>et al.<\/i>: \u201cLow-power and high-quality cordic-based Loeffler DCT for signal processing,\u201d IET Circuits Dev. Syst. <b>1<\/b> (2007) 453 (DOI: 10.1049\/iet-cds:20060289).","DOI":"10.1049\/iet-cds:20060289"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] H. Huang and L. Xiao: \u201cCORDIC based fast radix-2 DCT algorithm,\u201d IEEE Signal Process. Lett. <b>20<\/b> (2013) 483 (DOI: 10.1109\/LSP.2013.2252616).","DOI":"10.1109\/LSP.2013.2252616"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] M.-W. Lee, <i>et al.<\/i>: \u201cReconfigurable CORDIC-based low-power DCT architecture based on data priority,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>22<\/b> (2014) 1060 (DOI: 10.1109\/TVLSI.2013.2263232).","DOI":"10.1109\/TVLSI.2013.2263232"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] Y. H. Hu and S. Naganathan: \u201cAn angle recoding method for CORDIC algorithm implementation,\u201d IEEE Trans. Comput. <b>42<\/b> (1993) 99 (DOI: 10.1109\/12.192217).","DOI":"10.1109\/12.192217"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] T. K. Rodrigues and E. E. Swartzlander, Jr.: \u201cAdaptive CORDIC: Using parallel angle recoding to accelerate rotations,\u201d IEEE Trans. Comput. <b>59<\/b> (2010) 522 (DOI: 10.1109\/TC.2009.190).","DOI":"10.1109\/TC.2009.190"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] P. K. Meher and S. Y. Park: \u201cCORDIC designs for fixed angle of rotation,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>21<\/b> (2013) 217 (DOI: 10.1109\/TVLSI.2012.2187080).","DOI":"10.1109\/TVLSI.2012.2187080"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] S. Aggarwal, <i>et al.<\/i>: \u201cScale-free hyperbolic CORDIC processor and its application to waveform generation,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>60<\/b> (2013) 314 (DOI: 10.1109\/TCSI.2012.2215778).","DOI":"10.1109\/TCSI.2012.2215778"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] R. Shukla and K. C. Ray: \u201cLow latency hybrid CORDIC algorithm,\u201d IEEE Trans. Comput. <b>63<\/b> (2014) 3066 (DOI: 10.1109\/TC.2013.173).","DOI":"10.1109\/TC.2013.173"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] H.-T. Nguyen, <i>et al.<\/i>: \u201cLow-resource low-latency hybrid adaptive CORDIC with floating-point precision,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150258 (DOI: 10.1587\/elex.12.20150258).","DOI":"10.1587\/elex.12.20150258"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] T.-T. Hoang, <i>et al.<\/i>: \u201cMinimum adder-delay architecture of 8\/16\/32-point DCT based on fixed-rotation adaptive CORDIC,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180302 (DOI: 10.1587\/elex.15.20180302).","DOI":"10.1587\/elex.15.20180302"},{"key":"25","unstructured":"[25] R. Tsuchiya, <i>et al.<\/i>: \u201cSilicon on thin BOX: A new paradigm of the CMOSFET for low-power and high-performance application featuring wide-range back-bias control,\u201d IEDM Technical Digest (2004) 631 (DOI: 10.1109\/IEDM.2004.1419245)."},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] H. Okuhara, <i>et al.<\/i>: \u201cPower optimization methodology for ultralow power microcontroller with silicon on thin BOX MOSFET,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>25<\/b> (2017) 1578 (DOI: 10.1109\/TVLSI.2016.2635675).","DOI":"10.1109\/TVLSI.2016.2635675"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] J.-S. Park, <i>et al.<\/i>: \u201c2-D large inverse transform (16 \u00d7 16, 32 \u00d7 32) for HEVC (high efficiency video coding),\u201d J. Semicond. Technol. Sci. <b>12<\/b> (2012) 203 (DOI: 10.5573\/JSTS.2012.12.2.203).","DOI":"10.5573\/JSTS.2012.12.2.203"},{"key":"28","unstructured":"[28] S. Shen, <i>et al.<\/i>: \u201cA unified 4\/8\/16\/32-point integer IDCT architecture for multiple video coding standards,\u201d IEEE Int. Conf. on Multimedia and Expo (2012) 788 (DOI: 10.1109\/ICME.2012.7)."},{"key":"29","unstructured":"[29] P.-T. Chiang and T. S. Chang: \u201cA reconfigurable inverse transform architecture design for HEVC decoder,\u201d ISCAS (2013) 1006 (DOI: 10.1109\/ISCAS.2013.6572019)."},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] C.-W. Chang, <i>et al.<\/i>: \u201cA fast algorithm-based cost-effective and hardware-efficient unified architecture design of 4 \u00d7 4, 8 \u00d7 8, 16 \u00d7 16, and 32 \u00d7 32 inverse core transforms for HEVC,\u201d J. Signal Process. Syst. <b>82<\/b> (2016) 69 (DOI: 10.1007\/s11265-015-0982-8).","DOI":"10.1007\/s11265-015-0982-8"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/10\/16_16.20190116\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,24]],"date-time":"2019-05-24T23:23:00Z","timestamp":1558740180000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/10\/16_16.20190116\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":30,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190116","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}