{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,26]],"date-time":"2024-06-26T22:32:27Z","timestamp":1719441147212},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20190141","type":"journal-article","created":{"date-parts":[[2019,4,7]],"date-time":"2019-04-07T22:02:39Z","timestamp":1554674559000},"page":"20190141-20190141","source":"Crossref","is-referenced-by-count":1,"title":["Characterization of P-hit and N-hit single-event transient using heavy ion microbeam"],"prefix":"10.1587","volume":"16","author":[{"given":"Ruiqiang","family":"Song","sequence":"first","affiliation":[{"name":"College of Computer, National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinjin","family":"Shao","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bin","family":"Liang","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yaqing","family":"Chi","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianjun","family":"Chen","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] N. Gaspard, <i>et al.<\/i>: \u201cTechnology scaling comparison of flip-flop heavy-ion single-event upset cross sections,\u201d IEEE Trans. Nucl. Sci. <b>60<\/b> (2013) 4368 (DOI: 10.1109\/TNS.2013.2289745).","DOI":"10.1109\/TNS.2013.2289745"},{"key":"2","unstructured":"[2] M. J. Gadlage, <i>et al.<\/i>: \u201cScaling trends in SET pulse widths in sub-100 nm bulk CMOS processes,\u201d IEEE Trans. Nucl. Sci. <b>57<\/b> (2010) 3336 (DOI: 10.1109\/TNS.2010.2071881)."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] D. Tang, <i>et al.<\/i>: \u201cSoft error reliability in advanced CMOS technologies trends and challenges,\u201d Sci. China Technol. Sci. <b>57<\/b> (2014) 1846 (DOI: 10.1007\/s11431-014-5565-6).","DOI":"10.1007\/s11431-014-5565-6"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] X. Hui, <i>et al.<\/i>: \u201cDICE-based test structure to measure the strength of charge sharing effect,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150629 (DOI: 10.1587\/elex.12.20150629).","DOI":"10.1587\/elex.12.20150629"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] S. Ruiqiang, <i>et al.<\/i>: \u201cPABAM: A physics-based analytical model to estimate bipolar amplification effect induced collected charge at circuit level,\u201d IEEE Trans. Device Mater. Rel. <b>15<\/b> (2015) 595 (DOI: 10.1109\/TDMR.2015.2490259).","DOI":"10.1109\/TDMR.2015.2490259"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] J. Xu, <i>et al.<\/i>: \u201cSingle event transient propagation in dynamic complementary metal oxide semiconductor cascade circuits,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150849 (DOI: 10.1587\/elex.12.20150849).","DOI":"10.1587\/elex.12.20150849"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] X. Hui, <i>et al.<\/i>: \u201cCircuit and layout combination technique to enhance multiple nodes upset tolerance in latches,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150286 (DOI: 10.1587\/elex.12.20150286).","DOI":"10.1587\/elex.12.20150286"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] R. Song, <i>et al.<\/i>: \u201cFlip-flops soft error rate evaluation approach considering internal single-event transient,\u201d Sci. China Inf. Sci. <b>58<\/b> (2015) 062403 (DOI: 10.1007\/s11432-014-5260-z).","DOI":"10.1007\/s11432-014-5260-z"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] B. Liang and R. Song: \u201cAnalyzing and mitigating the internal single-event transient in radiation hardened flip-flops at circuit-level,\u201d Sci. China Technol. Sci. <b>57<\/b> (2014) 1834 (DOI: 10.1007\/s11431-014-5595-0).","DOI":"10.1007\/s11431-014-5595-0"},{"key":"10","unstructured":"[10] R. Song, <i>et al.<\/i>: \u201cModeling the impact of process and operation variations on the soft error rate of digital circuits,\u201d Sci. China Inf. Sci. <b>60<\/b> (2017) 129402 (DOI: 10.1007\/s11432-016-9001-9)."},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] R. Song, <i>et al.<\/i>: \u201cExperimental characterization of the dominant multiple nodes charge collection mechanism in metal oxide-semiconductor transistors,\u201d Appl. Phys. Lett. <b>110<\/b> (2017) 232106 (DOI: 10.1063\/1.4985438).","DOI":"10.1063\/1.4985438"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] N. Mahatme, <i>et al.<\/i>: \u201cComparison of combinational and sequential error rates for a deep submicron process,\u201d IEEE Trans. Nucl. Sci. <b>58<\/b> (2011) 2719 (DOI: 10.1109\/TNS.2011.2171993).","DOI":"10.1109\/TNS.2011.2171993"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] B. Narasimham, <i>et al.<\/i>: \u201cOn-chip characterization of single-event transient pulsewidths,\u201d IEEE Trans. Device Mater. Rel. <b>6<\/b> (2006) 542 (DOI: 10.1109\/TDMR.2006.885589).","DOI":"10.1109\/TDMR.2006.885589"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] Y. Yanagawa, <i>et al.<\/i>: \u201cDirect measurement of SET pulse widths in 0.2-um SOI logic cells irradiated by heavy ions,\u201d IEEE Trans. Nucl. Sci. <b>53<\/b> (2006) 3575 (DOI: 10.1109\/TNS.2006.885110).","DOI":"10.1109\/TNS.2006.885110"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] T. Loveless, <i>et al.<\/i>: \u201cOn-chip measurement of single-event transients in a 45 nm silicon-on-insulator technology,\u201d IEEE Trans. Nucl. Sci. <b>59<\/b> (2012) 2748 (DOI: 10.1109\/TNS.2012.2218257).","DOI":"10.1109\/TNS.2012.2218257"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] P. Gouker, <i>et al.<\/i>: \u201cGeneration and propagation of single event transients in 0.18 um fully depleted SOI,\u201d IEEE Trans. Nucl. Sci. <b>55<\/b> (2008) 2854 (DOI: 10.1109\/TNS.2008.2007953).","DOI":"10.1109\/TNS.2008.2007953"},{"key":"17","unstructured":"[17] S. Jagannathan, <i>et al.<\/i>: \u201cIndependent measurement of SET pulse widths from N-hits and P-hits in 65-nm CMOS,\u201d IEEE Trans. Nucl. Sci. <b>57<\/b> (2010) 3386 (DOI: 10.1109\/TNS.2010.2076836)."},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] V. Ferlet-Cavrois, <i>et al.<\/i>: \u201cInvestigation of the propagation induced pulse broadening (PIPB) effect on single event transients in SOI and bulk inverter chains,\u201d IEEE Trans. Nucl. Sci. <b>55<\/b> (2008) 2842 (DOI: 10.1109\/TNS.2008.2007724).","DOI":"10.1109\/TNS.2008.2007724"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] O. Amusan, <i>et al.<\/i>: \u201cCharge collection and charge sharing in a 130 nm CMOS technology,\u201d IEEE Trans. Nucl. Sci. <b>53<\/b> (2006) 3253 (DOI: 10.1109\/TNS.2006.884788).","DOI":"10.1109\/TNS.2006.884788"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] S. Pagliarini, <i>et al.<\/i>: \u201cAnalyzing the impact of single-event-induced charge sharing in complex circuits,\u201d IEEE Trans. Nucl. Sci. <b>58<\/b> (2011) 2768 (DOI: 10.1109\/TNS.2011.2168239).","DOI":"10.1109\/TNS.2011.2168239"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] C. Shuming, <i>et al.<\/i>: \u201cTemperature dependence of digital SET pulse width in bulk and SOI technologies,\u201d IEEE Trans. Nucl. Sci. <b>55<\/b> (2008) 2914 (DOI: 10.1109\/TNS.2008.2006980).","DOI":"10.1109\/TNS.2008.2006980"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] H. Yibai, <i>et al.<\/i>: \u201cImpact of circuit placement on single event transients in 65 nm bulk CMOS technology,\u201d IEEE Trans. Nucl. Sci. <b>59<\/b> (2012) 2772 (DOI: 10.1109\/TNS.2012.2218256).","DOI":"10.1109\/TNS.2012.2218256"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] S. Chen, <i>et al.<\/i>: \u201cCalculating the soft error vulnerabilities of combinational circuits by re-considering the sensitive area,\u201d IEEE Trans. Nucl. Sci. <b>61<\/b> (2014) 646 (DOI: 10.1109\/TNS.2014.2298889).","DOI":"10.1109\/TNS.2014.2298889"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] Y. He, <i>et al.<\/i>: \u201cExperimental verification of the parasitic bipolar amplification effect in single event transient,\u201d Chin. Phys. B <b>23<\/b> (2014) 079401 (DOI: 10.1088\/1674-1056\/23\/7\/079401).","DOI":"10.1088\/1674-1056\/23\/7\/079401"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] H. Jianguo, <i>et al.<\/i>: \u201cSET response of the selectively implanted deep N-well comparison with dual well and triple well,\u201d IEEE Trans. Device Mater. Rel. <b>15<\/b> (2015) 370 (DOI: 10.1109\/TDMR.2015.2448354).","DOI":"10.1109\/TDMR.2015.2448354"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] H. Yibai and C. Shuming: \u201cStudy of the selectively implanted deep-N-well for PMOS SET mitigation,\u201d IEEE Trans. Device Mater. Rel. <b>14<\/b> (2014) 99 (DOI: 10.1109\/TDMR.2013.2290032).","DOI":"10.1109\/TDMR.2013.2290032"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] T. Roy, <i>et al.<\/i>: \u201cSingle event mechanisms in 90 nm triple-well CMOS devices,\u201d IEEE Trans. Nucl. Sci. <b>55<\/b> (2008) 2948 (DOI: 10.1109\/TNS.2008.2005831).","DOI":"10.1109\/TNS.2008.2005831"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] J. Chen, <i>et al.<\/i>: \u201cNovel layout technique for N-hit single-event transient mitigation via source-extension,\u201d IEEE Trans. Nucl. Sci. <b>59<\/b> (2012) 2859 (DOI: 10.1109\/TNS.2012.2212457).","DOI":"10.1109\/TNS.2012.2212457"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] J. Chen, <i>et al.<\/i>: \u201cNovel layout technique for single-event transient mitigation using dummy transistor,\u201d IEEE Trans. Device Mater. Rel. <b>13<\/b> (2013) 177 (DOI: 10.1109\/TDMR.2012.2227261).","DOI":"10.1109\/TDMR.2012.2227261"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] J. Qin, <i>et al.<\/i>: \u201cThe modulation effect of substrate doping on multi-node charge collection and single event transient propagation in 90 nm bulk CMOS technology,\u201d Chin. Phys. B <b>20<\/b> (2011) 129401 (DOI: 10.1088\/1674-1056\/20\/12\/129401).","DOI":"10.1088\/1674-1056\/20\/12\/129401"},{"key":"31","doi-asserted-by":"publisher","unstructured":"[31] P. Huang, <i>et al.<\/i>: \u201cSimulation study of N-hit SET variation in differential cascade voltage switch logical circuits,\u201d Sci. China Inf. Sci. <b>58<\/b> (2015) 1 (DOI: 10.1007\/s11432-014-5210-9).","DOI":"10.1007\/s11432-014-5210-9"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/8\/16_16.20190141\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,4,27]],"date-time":"2019-04-27T03:35:44Z","timestamp":1556336144000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/8\/16_16.20190141\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":31,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190141","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}