{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T18:07:02Z","timestamp":1649182022213},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20190180","type":"journal-article","created":{"date-parts":[[2019,5,12]],"date-time":"2019-05-12T22:03:04Z","timestamp":1557698584000},"page":"20190180-20190180","source":"Crossref","is-referenced-by-count":0,"title":["Low-overhead, one-cycle timing-error detection and correction technique for flip-flop based pipelines"],"prefix":"10.1587","volume":"16","author":[{"given":"Jongeun","family":"Koo","sequence":"first","affiliation":[{"name":"Pohang University of Science and Technology (POSTECH)"}]},{"given":"Eunhyeok","family":"Park","sequence":"additional","affiliation":[{"name":"Seoul National University"}]},{"given":"Dongyoung","family":"Kim","sequence":"additional","affiliation":[{"name":"Seoul National University"}]},{"given":"Junki","family":"Park","sequence":"additional","affiliation":[{"name":"Pohang University of Science and Technology (POSTECH)"}]},{"given":"Sungju","family":"Ryu","sequence":"additional","affiliation":[{"name":"Pohang University of Science and Technology (POSTECH)"}]},{"given":"Sungjoo","family":"Yoo","sequence":"additional","affiliation":[{"name":"Seoul National University"}]},{"given":"Jae-Joon","family":"Kim","sequence":"additional","affiliation":[{"name":"Pohang University of Science and Technology (POSTECH)"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] S. Nassif, <i>et al.<\/i>: \u201cHigh performance CMOS variability in the 65 nm regime and beyond,\u201d IEEE International Electron Devices Meeting (2007) 569 (DOI: 10.1109\/IEDM.2007.4419002)."},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] A. Muhtaroglu, <i>et al.<\/i>: \u201cOn-die droop detector for analog sensing of power supply noise,\u201d IEEE J. Solid-State Circuits <b>39<\/b> (2004) 651 (DOI: 10.1109\/JSSC.2004.825120).","DOI":"10.1109\/JSSC.2004.825120"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] M. Nakai, <i>et al.<\/i>: \u201cDynamic voltage and frequency management for a low-power embedded microprocessor,\u201d IEEE J. Solid-State Circuits <b>40<\/b> (2005) 28 (DOI: 10.1109\/JSSC.2004.838021).","DOI":"10.1109\/JSSC.2004.838021"},{"key":"4","unstructured":"[4] M. Agarwal, <i>et al.<\/i>: \u201cCircuit failure prediction and its application to transistor aging,\u201d IEEE VLSI Test Symposium (2007) 277 (DOI: 10.1109\/VTS.2007.22)."},{"key":"5","unstructured":"[5] J. Tschanz, <i>et al.<\/i>: \u201cAdaptive frequency and biasing techniques for tolerance to dynamic temperature-voltage variations and aging,\u201d ISSCC Dig. Tech. Papers (2007) 292 (DOI: 10.1109\/ISSCC.2007.373409)."},{"key":"6","unstructured":"[6] A. Drake, <i>et al.<\/i>: \u201cA distributed critical-path timing monitor for a 65 nm high-performance microprocessor,\u201d ISSCC Dig. Tech. Papers (2007) 398 (DOI: 10.1109\/ISSCC.2007.373462)."},{"key":"7","unstructured":"[7] J. Tschanz, <i>et al.<\/i>: \u201cTunable replica circuits and adaptive voltage-frequency techniques for dynamic voltage, temperature, and aging variation tolerance,\u201d Symposium on VLSI Circuits (2009) 112."},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] C. R. Lefurgy, <i>et al.<\/i>: \u201cActive management of timing guardband to save energy in power7,\u201d IEEE\/ACM International Symposium on Microarchitecture (MICRO) (2011) 1.","DOI":"10.1145\/2155620.2155622"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] K. Wilcox, <i>et al.<\/i>: \u201cSteamroller module and adaptive clocking system in 28 nm cmos,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 24 (DOI: 10.1109\/JSSC.2014.2357428).","DOI":"10.1109\/JSSC.2014.2357428"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] W. Shan, <i>et al.<\/i>: \u201cAn improved timing error prediction monitor for wide adaptive frequency scaling,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170808 (DOI: 10.1587\/elex.14.20170808).","DOI":"10.1587\/elex.14.20170808"},{"key":"11","unstructured":"[11] D. Ernst, <i>et al.<\/i>: \u201cRazor: A low-power pipeline based on circuit-level timing speculation,\u201d IEEE\/ACM International Symposium on Microarchitecture (MICRO) (2003) 7 (DOI: 10.1109\/MICRO.2003.1253179)."},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] S. Das, <i>et al.<\/i>: \u201cRazor II: In situ error detection and correction for PVT and SER tolerance,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 32 (DOI: 10.1109\/JSSC.2008.2007145).","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] K. A. Bowman, <i>et al.<\/i>: \u201cEnergy-efficient and metastability-immune resilient circuits for dynamic variation tolerance,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 49 (DOI: 10.1109\/JSSC.2008.2007148).","DOI":"10.1109\/JSSC.2008.2007148"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] K. A. Bowman, <i>et al.<\/i>: \u201cA 45 nm resilient microprocessor core for dynamic variation tolerance,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 194 (DOI: 10.1109\/JSSC.2010.2089657).","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] Z. Hao, <i>et al.<\/i>: \u201cEDSU: Error detection and sampling unified flip-flop with ultra-low overhead,\u201d IEICE Electron. Express <b>13<\/b> (2016) 20160682 (DOI: 10.1587\/elex.13.20160682).","DOI":"10.1587\/elex.13.20160682"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] S. Wang, <i>et al.<\/i>: \u201cA metastability-immune error-resilient flip-flop for near-threshold variation-tolerant designs,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170353 (DOI: 10.1587\/elex.14.20170353).","DOI":"10.1587\/elex.14.20170353"},{"key":"17","unstructured":"[17] S. Ryu, <i>et al.<\/i>: \u201cLow design overhead timing error correction scheme for elastic clock methodology,\u201d IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED) (2017) 1 (DOI: 10.1109\/ISLPED.2017.8009203)."},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] Y. Yu, <i>et al.<\/i>: \u201cA practical, low-overhead, one-cycle correction design method for variation-tolerant digital circuits,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20171202 (DOI: 10.1587\/elex.14.20171202).","DOI":"10.1587\/elex.14.20171202"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] Y. Zhang, <i>et al.<\/i>: \u201ciRazor: Current-based error detection and correction scheme for PVT variation in 40-nm ARM Cortex-R4 processor,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 619 (DOI: 10.1109\/JSSC.2017.2749423).","DOI":"10.1109\/JSSC.2017.2749423"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] M. Fojtik, <i>et al.<\/i>: \u201cBubble razor: Eliminating timing margins in an ARM Cortex-M3 processor in 45 nm cmos using architecturally independent error detection and correction,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 66 (DOI: 10.1109\/JSSC.2012.2220912).","DOI":"10.1109\/JSSC.2012.2220912"},{"key":"21","unstructured":"[21] H. Kim, <i>et al.<\/i>: \u201cCoarse-grained bubble razor to exploit the potential of two-phase transparent latch designs,\u201d Design, Automation &amp; Test in Europe (DATE) (2014) 1 (DOI: 10.7873\/DATE.2014.379)."},{"key":"22","unstructured":"[22] S. Kim, <i>et al.<\/i>: \u201cR-processor: 0.4 V resilient processor with a voltage-scalable and low-overhead in-situ error detection and correction technique in 65 nm CMOS,\u201d Symposium on VLSI Circuits Dig. Tech. Papers (2014) 1 (DOI: 10.1109\/VLSIC.2014.6858421)."},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] S. Kim and M. Seok: \u201cVariation-tolerant, ultra-low-voltage microprocessor with a low-overhead, within-a-cycle in-situ timing-error detection and correction technique,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 1478 (DOI: 10.1109\/JSSC.2015.2418713).","DOI":"10.1109\/JSSC.2015.2418713"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] I. Shin, <i>et al.<\/i>: \u201cAggressive voltage scaling through fast correction of multiple errors with seamless pipeline operation,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>62<\/b> (2015) 468 (DOI: 10.1109\/TCSI.2014.2364691).","DOI":"10.1109\/TCSI.2014.2364691"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] I. Shin, <i>et al.<\/i>: \u201cOne-cycle correction of timing errors in pipelines with standard clocked elements,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>24<\/b> (2016) 600 (DOI: 10.1109\/TVLSI.2015.2409118).","DOI":"10.1109\/TVLSI.2015.2409118"},{"key":"26","unstructured":"[26] J. Koo, <i>et al.<\/i>: \u201cArea-efficient one-cycle correction scheme for timing errors in flip-flop based pipelines,\u201d IEEE Asian Solid-State Circuits Conference (A-SSCC) (2016) 137 (DOI: 10.1109\/ASSCC.2016.7844154)."},{"key":"27","unstructured":"[27] <i>Design Compiler User Guide<\/i> (Synopsys, Mar. 2013)."},{"key":"28","unstructured":"[28] <i>IC Compiler User Guide<\/i> (Synopsys, Sep. 2013)."},{"key":"29","unstructured":"[29] <i>PrimeTime PX User Guide<\/i> (Synopsys, Mar. 2013)."},{"key":"30","unstructured":"[30] <i>NanoSim User Guide<\/i> (Synopsys, Sep. 2011)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/11\/16_16.20190180\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,15]],"date-time":"2019-06-15T03:26:05Z","timestamp":1560569165000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/11\/16_16.20190180\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":30,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190180","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}