{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T21:44:18Z","timestamp":1649022258275},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"13","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20190181","type":"journal-article","created":{"date-parts":[[2019,6,3]],"date-time":"2019-06-03T22:04:40Z","timestamp":1559599480000},"page":"20190181-20190181","source":"Crossref","is-referenced-by-count":0,"title":["Implementation of a radix-2&lt;sup&gt;k&lt;\/sup&gt; fixed-point pipeline FFT processor with optimized word length scheme"],"prefix":"10.1587","volume":"16","author":[{"given":"Long","family":"Pang","sequence":"first","affiliation":[{"name":"School of Information and Communication Engineering, Communication University of China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shan","family":"Dong","sequence":"additional","affiliation":[{"name":"School of Information and Communication Engineering, Communication University of China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Libiao","family":"Jin","sequence":"additional","affiliation":[{"name":"School of Information and Communication Engineering, Communication University of China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen","family":"Yang","sequence":"additional","affiliation":[{"name":"Huawei Hisilicon"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bingyi","family":"Li","sequence":"additional","affiliation":[{"name":"Beijing Key Laboratory of Embedded Real-time Information Processing Technology, Beijing Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Xie","sequence":"additional","affiliation":[{"name":"Beijing Key Laboratory of Embedded Real-time Information Processing Technology, Beijing Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yizhuang","family":"Xie","sequence":"additional","affiliation":[{"name":"Beijing Key Laboratory of Embedded Real-time Information Processing Technology, Beijing Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"He","family":"Chen","sequence":"additional","affiliation":[{"name":"Beijing Key Laboratory of Embedded Real-time Information Processing Technology, Beijing Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] S. Li, <i>et al.<\/i>: \u201cA 128\/256-point pipeline FFT\/IFFT processor for MIMO OFDM system IEEE 802.16e,\u201d Proc. IEEE Int. Symp. Circuits Syst. (2010) 1488 (DOI: 10.1109\/ISCAS.2010.5537355)."},{"key":"2","unstructured":"[2] S. He and M. Torkelson, \u201cDesigning pipeline FFT processor for OFDM (de)modulation,\u201d 29 (1998) 257 (DOI: 10.1109\/ISSSE.1998.738077)."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] Y.-W. Lin and C.-V. Lee: \u201cDesign of an FFT\/IFFT processor for MIMO OFDM systems,\u201d IEEE Trans. Circuits Syst. I, Fundam. Theory Appl. <b>54<\/b> (2007) 807 (DOI: 10.1109\/TCSI.2006.888664).","DOI":"10.1109\/TCSI.2006.888664"},{"key":"4","unstructured":"[4] F.-L. Yuan, <i>et al.<\/i>: \u201cA 256-point dataflow scheduling 2 \u00d7 2 MIMO FFT\/IFFT processor for IEEE 802.16 WMAN,\u201d (2008) 309 (DOI: 10.1109\/ASSCC.2008.4708789)."},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] Y.-W. Lin, <i>et al.<\/i>: \u201cA dynamic scaling FFT processor for DVB-T applications,\u201d IEEE J. Solid-State Circuits <b>39<\/b> (2004) 2005 (DOI: 10.1109\/JSSC.2004.835815).","DOI":"10.1109\/JSSC.2004.835815"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] K. Maharatna, <i>et al.<\/i>: \u201cA 64-point Fourier transform chip for high-speed wireless LAN application using OFDM,\u201d IEEE J. Solid-State Circuits <b>39<\/b> (2004) 484 (DOI: 10.1109\/JSSC.2003.822776).","DOI":"10.1109\/JSSC.2003.822776"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] C.-H. Yang, <i>et al.<\/i>: \u201cPower and area minimization of reconfigurable FFT processors: A 3GPP-LTE example,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 757 (DOI: 10.1109\/JSSC.2011.2176163).","DOI":"10.1109\/JSSC.2011.2176163"},{"key":"8","unstructured":"[8] S. He and M. Torkelson: \u201cDesign and implementation of a 1024-point pipeline FFT processor,\u201d Proc. IEEE Custom Integrated Circuits Conf. (CICC\u201998) (1998) 131 (DOI: 10.1109\/CICC.1998.694922)."},{"key":"9","unstructured":"[9] J. O\u2019Brien, <i>et al.<\/i>: \u201cA 200 MIPS single-chip 1 k FFT processor,\u201d IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. (1989) 166 (DOI: 10.1109\/ISSCC.1989.48244)."},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] B. M. Baas: \u201cA low-power high-performance 1024-point FFT processor,\u201d IEEE J. Solid-State Circuits <b>34<\/b> (1999) 380 (DOI: 10.1109\/4.748190).","DOI":"10.1109\/4.748190"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] A. Wang and A. Chandrakasan: \u201cA 180-mV subthreshold FFT processor using a minimum energy design methodology,\u201d IEEE J. Solid-State Circuits <b>40<\/b> (2005) 310 (DOI: 10.1109\/JSSC.2004.837945).","DOI":"10.1109\/JSSC.2004.837945"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] Y. Chen, <i>et al.<\/i>: \u201cA 2.4-Gsample\/s DVFS FFT processor for MIMO OFDM communication systems,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 1260 (DOI: 10.1109\/JSSC.2008.920320).","DOI":"10.1109\/JSSC.2008.920320"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] K.-S. Chong, <i>et al.<\/i>: \u201cEnergy-efficient synchronous-logic and asynchronous-logic FFT\/IFFT processors,\u201d IEEE J. Solid-State Circuits <b>42<\/b> (2007) 2034 (DOI: 10.1109\/JSSC.2007.903039).","DOI":"10.1109\/JSSC.2007.903039"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] G. Zhong, <i>et al.<\/i>: \u201cA power-scalable reconfigurable FFT\/IFFT IC based on multi-processor ring,\u201d IEEE J. Solid-State Circuits <b>41<\/b> (2006) 483 (DOI: 10.1109\/JSSC.2005.862344).","DOI":"10.1109\/JSSC.2005.862344"},{"key":"15","unstructured":"[15] M. Seok, <i>et al.<\/i>: \u201cA 0.27 V 30 MHz 17.7 nJ\/transform 1024-pt complex FFT core with super-pipelining,\u201d IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. (2011) 342 (DOI: 10.1109\/ISSCC.2011.5746346)."},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] W.-C. Yeh and C.-W. Jen: \u201cHigh-speed and low-power split-radix FFT,\u201d IEEE Trans. Signal Process. <b>51<\/b> (2003) 864 (DOI: 10.1109\/TSP.2002.806904).","DOI":"10.1109\/TSP.2002.806904"},{"key":"17","unstructured":"[17] L. Jia, <i>et al.<\/i>: \u201cA new VLSI-oriented FFT algorithm and implement,\u201d Proc. 11th Annu. IEEE Int. ASIC Conf. (1998) 337 (DOI: 10.1109\/ASIC.1998.723029)."},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] J. Garcia, <i>et al.<\/i>: \u201cVLSI configurable delay commutator for a pipeline split radix FFT architecture,\u201d IEEE Trans. Signal Process. <b>47<\/b> (1999) 3098 (DOI: 10.1109\/78.796442).","DOI":"10.1109\/78.796442"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] Y. Jung, <i>et al.<\/i>: \u201cNew efficient FFT algorithm and pipeline implementation results for OFDM\/DMT applications,\u201d IEEE Trans. Consum. Electron. <b>49<\/b> (2003) 14 (DOI: 10.1109\/TCE.2003.1205450).","DOI":"10.1109\/TCE.2003.1205450"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] Y.-W. Lin, <i>et al.<\/i>: \u201cA 1-GS\/s FFT\/IFFT processor for UWB applications,\u201d IEEE J. Solid-State Circuits <b>40<\/b> (2005) 1726 (DOI: 10.1109\/JSSC.2005.852007).","DOI":"10.1109\/JSSC.2005.852007"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] C. Yu and M.-H. Yen: \u201cArea-efficient 128- to 2048\/1536-point pipeline FFT processor for LTE and mobile WiMAX systems,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 1793 (DOI: 10.1109\/TVLSI.2014.2350017).","DOI":"10.1109\/TVLSI.2014.2350017"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] T. Cho and H. Lee: \u201cA high-speed low-complexity modified radix-25 FFT processor for high rate WPAN applications,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>21<\/b> (2013) 187 (DOI: 10.1109\/TVLSI.2011.2182068).","DOI":"10.1109\/TVLSI.2011.2182068"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] M. Ayinala and K. K. Parhi: \u201cFFT architectures for real-valued signals based on radix-23 and radix-24 algorithms,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>60<\/b> (2013) 2422 (DOI: 10.1109\/TCSI.2013.2246251).","DOI":"10.1109\/TCSI.2013.2246251"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] K.-J. Yang, <i>et al.<\/i>: \u201cMDC FFT IFFT processor with variable length for MIMO-OFDM systems,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>21<\/b> (2013) 720 (DOI: 10.1109\/TVLSI.2012.2194315).","DOI":"10.1109\/TVLSI.2012.2194315"},{"key":"25","unstructured":"[25] O. Sarbishei and K. Radecka: \u201cAnalysis of mean-square-error (MSE) for fixed-point FFT units,\u201d Proc. IEEE Int. Symp. Circuits Syst. (2011) 1732 (DOI: 10.1109\/ISCAS.2011.5937917)."},{"key":"26","unstructured":"[26] O. Sarbishei and K. Radecka: \u201cOn the fixed-point accuracy analysis and optimization of FFT units with CORDIC multipliers,\u201d Proc. IEEE Symp. Comput. Arithmetic (ARITH) (2011) 62 (DOI: 10.1109\/ARITH.2011.17)."},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] W.-H. Chang and T. Q. Nguyen: \u201cOn the fixed-point accuracy analysis of FFT algorithms,\u201d IEEE Trans. Signal Process. <b>56<\/b> (2008) 4673 (DOI: 10.1109\/TSP.2008.924637).","DOI":"10.1109\/TSP.2008.924637"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] C.-Y. Wang, <i>et al.<\/i>: \u201cHybrid word length optimization methods of pipelined FFT processors,\u201d IEEE Trans. Comput. <b>56<\/b> (2007) 1105 (DOI: 10.1109\/TC.2007.1059).","DOI":"10.1109\/TC.2007.1059"},{"key":"29","unstructured":"[29] C. Yang, <i>et al.<\/i>: \u201cNew quantization error assessment methodology for fixed-point pipeline FFT processor design,\u201d IEEE System-on-Chip Conference (SOCC) (2014) 299 (DOI: 10.1109\/SOCC.2014.6948944)."},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] A. V. Oppenheim and C. J. Weinstein: \u201cEffects of finite register length in digital filtering and the fast Fourier transform,\u201d Proc. IEEE <b>60<\/b> (1972) 957 (DOI: 10.1109\/PROC.1972.8820).","DOI":"10.1109\/PROC.1972.8820"},{"key":"31","doi-asserted-by":"publisher","unstructured":"[31] M. Ayinala, <i>et al.<\/i>: \u201cPipelined parallel FFT architectures via folding transformation,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>20<\/b> (2012) 1068 (DOI: 10.1109\/TVLSI.2011.2147338).","DOI":"10.1109\/TVLSI.2011.2147338"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/13\/16_16.20190181\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,13]],"date-time":"2019-07-13T03:23:12Z","timestamp":1562988192000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/13\/16_16.20190181\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":31,"journal-issue":{"issue":"13","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190181","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}