{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T16:04:22Z","timestamp":1649174662108},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20190192","type":"journal-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T18:03:02Z","timestamp":1558029782000},"page":"20190192-20190192","source":"Crossref","is-referenced-by-count":1,"title":["A new method for resisting collision attack based on parallel random delay S-box"],"prefix":"10.1587","volume":"16","author":[{"given":"Fang","family":"Zhou","sequence":"first","affiliation":[{"name":"College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics"}]},{"given":"Ning","family":"Wu","sequence":"additional","affiliation":[{"name":"College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics"}]},{"given":"Xiaoqiang","family":"Zhang","sequence":"additional","affiliation":[{"name":"College of Electrical Engineering, Anhui Polytechnic University"}]},{"given":"Jinbao","family":"Zhang","sequence":"additional","affiliation":[{"name":"College of Electronic and Information Engineering, Nanjing University of Aeronautics and Astronautics"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] J. Chen, <i>et al.<\/i>: \u201cA collision attack on a double-block-length compression function instantiated with 8-\/9-round AES-256,\u201d IEICE Trans. Fundamentals <b>E99.A<\/b> (2016) 14 (DOI: 10.1587\/transfun.E99.A.14).","DOI":"10.1587\/transfun.E99.A.14"},{"key":"2","unstructured":"[2] Y. Ren, <i>et al.<\/i>: \u201cDouble sieve collision attack based on bitwise detection,\u201d KSII Trans. Internet Inf. Syst. <b>9<\/b> (2015) 296 (DOI: 10.3837\/tiis.2015.01.016)."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] A. Bogdanov and I. Kizhvatov: \u201cBeyond the limits of DPA: Combined side-channel collision attacks,\u201d IEEE Trans. Comput. <b>61<\/b> (2012) 1153 (DOI: 10.1109\/TC.2011.140).","DOI":"10.1109\/TC.2011.140"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] K. Schramm, <i>et al.<\/i>: \u201cA new class of collision attacks and its application to DES,\u201d Fast Software Encryption (2003) 206 (DOI: 10.1007\/978-3-540-39887-5_16).","DOI":"10.1007\/978-3-540-39887-5_16"},{"key":"5","unstructured":"[5] A. Moradi, <i>et al.<\/i>: \u201cCorrelation-enhanced power analysis collision attack,\u201d Cryptographic Hardware and Embedded Systems, CHES 2010 (2010) 125 (DOI: 10.1007\/978-3-642-15031-9_9)."},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] C. Clavier, <i>et al.<\/i>: \u201cImproved collision-correlation power analysis on first order protected AES,\u201d International Conference on Cryptographic Hardware and Embedded Systems (2011) 49 (DOI: 10.1007\/978-3-642-23951-9_4).","DOI":"10.1007\/978-3-642-23951-9_4"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] H. S. Kim and S. Hong: \u201cNew type of collision attack on first-order masked AESs,\u201d ETRI J. <b>38<\/b> (2016) 387 (DOI: 10.4218\/etrij.16.0114.0854).","DOI":"10.4218\/etrij.16.0114.0854"},{"key":"8","unstructured":"[8] B. G\u00e9rard and F.-X. Standaert: \u201cUnified and optimized linear collision attacks and their application in a non-profiled setting,\u201d Cryptographic Hardware and Embedded Systems (CHES) (2012) 175 (DOI: 10.1007\/978-3-642-33027-8_11)."},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] D. Wang, <i>et al.<\/i>: \u201cFault-tolerant linear collision attack: A combination with correlation power analysis,\u201d 10th Information Security Practice and Experience Conference (ISPEC 2014) (2014) 232 (DOI: 10.1007\/978-3-319-06320-1_18).","DOI":"10.1007\/978-3-319-06320-1_18"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] H. Marzouqi, <i>et al.<\/i>: \u201cReview of gate-level differential power analysis and fault analysis countermeasures,\u201d IET Information Security <b>8<\/b> (2014) 51 (DOI: 10.1049\/iet-ifs.2012.0319).","DOI":"10.1049\/iet-ifs.2012.0319"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] D. D. Hwang, <i>et al.<\/i>: \u201cAES-based security coprocessor IC in 0.18 \u00b5m CMOS with resistant to differential power analysis side-channel attacks,\u201d IEEE J. Solid-State Circuits <b>41<\/b> (2006) 781 (DOI: 10.1109\/JSSC.2006.870913).","DOI":"10.1109\/JSSC.2006.870913"},{"key":"12","unstructured":"[12] T. Popp and S. Mangard: \u201cMasked dual-rail pre-charge logic: DPA-resistance without routing constraints,\u201d CHES (2005) 172 (DOI: 10.1007\/11545262_13)."},{"key":"13","unstructured":"[13] N. E. C. Akkaya, <i>et al.<\/i>: \u201cA DPA-resistant self-timed three-phase dual-rail pre-charge logic family,\u201d 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST) (2015) (DOI: 10.1109\/HST.2015.7140248)."},{"key":"14","unstructured":"[14] X. Pang, <i>et al.<\/i>: \u201cA DPA resistant dual rail Pr\u00e9charg\u00e9 logic cell,\u201d IEEE International Conference on ASIC (2016) (DOI: 10.1109\/ASICON.2015.7517071)."},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] Y. Zhang, <i>et al.<\/i>: \u201cHigh performance AES-GCM implementation based on efficient AES and FR-KOA multiplier,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180559 (DOI: 10.1587\/elex.15.20180559).","DOI":"10.1587\/elex.15.20180559"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] W. Tang, <i>et al.<\/i>: \u201cDual-voltage single-rail dynamic DPA-resistant logic based on charge sharing mechanism,\u201d Chin. J. Electron. <b>26<\/b> (2017) 899 (DOI: 10.1049\/cje.2017.03.003).","DOI":"10.1049\/cje.2017.03.003"},{"key":"17","unstructured":"[17] M.-L. Akkar and C. Giraud: \u201cAn implementation of DES and AES, secure against some attacks,\u201d CHES (2001) 309 (DOI: 10.1007\/3-540-44709-1_26)."},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] Y. Ye, <i>et al.<\/i>: \u201cAn optimized design for compact masked AES S-box based on composite field and common subexpression elimination algorithm,\u201d J. Circuits Syst. Comput. <b>27<\/b> (2018) 1850171 (DOI: 10.1142\/S0218126618501712).","DOI":"10.1142\/S0218126618501712"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] Y. Liu, <i>et al.<\/i>: \u201cA new compact hardware architecture of S-box for block ciphers AES and SM4,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170358 (DOI: 10.1587\/elex.14.20170358).","DOI":"10.1587\/elex.14.20170358"},{"key":"20","unstructured":"[20] A. Roy and S. Vivek: \u201cAnalysis and implement of the generic higher-order masking scheme of FSE 2012,\u201d CHES (2013) 417 (DOI: 10.1007\/978-3-642-40349-1_24)."},{"key":"21","unstructured":"[21] A. J. Leiserson, <i>et al.<\/i>: \u201cGate-level masking under a path-based leakage metric,\u201d CHES <b>8731<\/b> (2014) (DOI: 10.1007\/978-3-662-44709-3_32)."},{"key":"22","unstructured":"[22] C. Herbst, <i>et al.<\/i>: \u201cAn AES smart card implementation resistant to power analysis attacks,\u201d ACNS (2006) 239 (DOI: 10.1007\/11767480_16)."},{"key":"23","unstructured":"[23] J. Zhang, <i>et al.<\/i>: \u201cAgainst transient-steady effect attack using time check blocks,\u201d 2017 12th IEEE Conference on Industrial Electronics and Applications (ICIEA) (2017) 436 (DOI: 10.1109\/ICIEA.2017.8282884)."},{"key":"24","unstructured":"[24] V. Rashtchi and S. H. Mosavi: \u201cStrengthened of AES encryption algorithms within new logic topology,\u201d Majlesi J. Electr. Eng. <b>12<\/b> (2018) 87."},{"key":"25","unstructured":"[25] F. Durvaux, <i>et al.<\/i>: \u201cEfficient removal of random delays from embedded software implementations using hidden Markov models,\u201d CARDIS 2012: Smart Card Research and Advanced Applications (2012) 123 (DOI: 10.1007\/978-3-642-37288-9_9)."},{"key":"26","unstructured":"[26] J.-S. Corona and I. Kizhvatov: \u201cAnalysis and improvement of the random delay countermeasure of CHES 2009,\u201d International Conference on Cryptographic Hardware &amp; Embedded Systems (2010) (DOI: 10.1007\/978-3-642-15031-9_7)."},{"key":"27","unstructured":"[27] S. Kumar K, <i>et al.<\/i>: \u201cAnalysis of side-channel attack AES hardware Trojan benchmarks against countermeasures,\u201d 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (2017) 574 (DOI: 10.1109\/ISVLSI.2017.106)."},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] Y. Lu, <i>et al.<\/i>: \u201cEvaluation of random delay insertion against DPA on FPGAs,\u201d ACM Trans. Reconfig. Technol. Syst. <b>4<\/b> (2010) 11 (DOI: 10.1145\/1857927.1857938).","DOI":"10.1145\/1857927.1857938"},{"key":"29","unstructured":"[29] Z. Liu, <i>et al.<\/i>: \u201cA high-security and low-power AES S-box full-custom design for wireless sensor network,\u201d 2007 International Conference on Wireless Communications Networking and Mobile Computing (2007) 2499 (DOI: 10.1109\/WICOM.2007.622)."},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] F. \u00d6zkaynak and S. Yavuz: \u201cDesigning chaotic S-boxes based on time-delay chaotic system,\u201d Nonlinear Dyn. <b>74<\/b> (2013) 551 (DOI: 10.1007\/s11071-013-0987-4).","DOI":"10.1007\/s11071-013-0987-4"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/11\/16_16.20190192\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,14]],"date-time":"2019-06-14T23:26:06Z","timestamp":1560554766000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/11\/16_16.20190192\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":30,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190192","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}