{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,22]],"date-time":"2024-07-22T13:11:33Z","timestamp":1721653893466},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20190196","type":"journal-article","created":{"date-parts":[[2019,4,25]],"date-time":"2019-04-25T22:05:11Z","timestamp":1556229911000},"page":"20190196-20190196","source":"Crossref","is-referenced-by-count":5,"title":["Design and verification of universal evaluation system for single event effect sensitivity measurement in very-large-scale integrated circuits"],"prefix":"10.1587","volume":"16","author":[{"given":"Liewei","family":"Xu","sequence":"first","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chang","family":"Cai","sequence":"additional","affiliation":[{"name":"Institute of Modern Physics, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tianqi","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Modern Physics, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lingyun","family":"Ke","sequence":"additional","affiliation":[{"name":"Institute of Modern Physics, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chang","family":"Wu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of ASIC and System, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] R. Ecoffet: \u201cOn-orbit anomalies: Investigations and root cause determination,\u201d IEEE NSREC (2011) 1198."},{"key":"2","unstructured":"[2] G. R. Allen, <i>et al.<\/i>: \u201cSingle-event upset (SEU) results of embedded error detect and correct enabled block random access memory (Block RAM) within the Xilinx XQR5VFX130,\u201d IEEE Trans. Nucl. Sci. <b>57<\/b> (2010) 3426 (DOI: 10.1109\/tns.2010.2085447)."},{"key":"3","unstructured":"[3] J. George, <i>et al.<\/i>: \u201cSingle event upsets in Xilinx Virtex-4 FPGA devices,\u201d IEEE REDW (2006) 109 (DOI: 10.1109\/REDW.2006.295477)."},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] M. Berg, <i>et al.<\/i>: \u201cEffectiveness of internal versus external SEU scrubbing mitigation strategies in a Xilinx FPGA: Design, test, and analysis,\u201d IEEE Trans. Nucl. Sci. <b>55<\/b> (2008) 2259 (DOI: 10.1109\/TNS.2008.2001422).","DOI":"10.1109\/TNS.2008.2001422"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] R. Koga, <i>et al.<\/i>: \u201cComparison of Xilinx Virtex-II FPGA see sensitivities to protons and heavy ions,\u201d IEEE Trans. Nucl. Sci. <b>51<\/b> (2004) 2825 (DOI: 10.1109\/TNS.2004.835057).","DOI":"10.1109\/TNS.2004.835057"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] P. Graham, <i>et al.<\/i>: \u201cSEU mitigation for half-latches in Xilinx Virtex FPGAs,\u201d IEEE Trans. Nucl. Sci. <b>50<\/b> (2003) 2139 (DOI: 10.1109\/TNS.2003.820744).","DOI":"10.1109\/TNS.2003.820744"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] J. Schwank, <i>et al.<\/i>: \u201cRadiation hardness assurance testing of microelectronic devices and integrated circuits: Radiation environments, physical mechanisms, and foundations for hardness assurance,\u201d IEEE Trans. Nucl. Sci. <b>60<\/b> (2013) 2074 (DOI: 10.1109\/TNS.2013.2254722).","DOI":"10.1109\/TNS.2013.2254722"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] M. Shaneyfelt, <i>et al.<\/i>: \u201cTotal ionizing dose and single event effects hardness assurance qualification issues for microelectronics,\u201d IEEE Trans. Nucl. Sci. <b>55<\/b> (2008) 1926 (DOI: 10.1109\/TNS.2008.2001268).","DOI":"10.1109\/TNS.2008.2001268"},{"key":"9","unstructured":"[9] European Space Agency: ESCC Basic Specification No. 25100: Single Event Effects Test Method and Guidelines (2002)."},{"key":"10","unstructured":"[10] Joint Electronics Device Engineering Council (JEDEC): JESD57-1996: Test Procedures for the Measurement of Single-Event Effects in Semiconductor Devices from Heavy Ion Irradiation (1996)."},{"key":"11","unstructured":"[11] Joint Electronics Device Engineering Council (JEDEC): JESD89-1A: Test Method for Real-Time Soft Error Rate Heavily used for SER testing for ground level applications (2007)."},{"key":"12","unstructured":"[12] U.S. Defense Department: MIL-STD750E-Method 1080: Single Event Burnout and Single-Event Gate Rupture (2006)."},{"key":"13","unstructured":"[13] American Society for Testing and Materials (ASTM): ASTM-F1192-11: Standard Guide for the Measurement of SEP Induced by Heavy Ion Irradiation of Semiconductor Devices (2011)."},{"key":"14","unstructured":"[14] A. Gregory, <i>et al.<\/i>: <i>Virtex-4QV Static SEU Characterization Summary<\/i> (Jet Propulsion Laboratory, California, 2008) 1."},{"key":"15","unstructured":"[15] C. Michael, <i>et al.<\/i>: \u201cSingle-event upsets in SRAM FPGAs,\u201d Military and Aerospace Applications of Programmable Logic Devices (2002) 1."},{"key":"16","unstructured":"[16] G. R. Allen, <i>et al.<\/i>: \u201cRecent single event effects results in advanced reconfigurable field programmable gate arrays,\u201d IEEE REDW (2011) 1 (DOI: 10.1109\/REDW.2010.6062511)."},{"key":"17","unstructured":"[17] G. M. Swift, <i>et al.<\/i>: \u201cStatic upset characteristics of the 90 nm Virtex-4QV FPGAs,\u201d IEEE REDW (2008) 98 (DOI: 10.1109\/REDW.2008.25)."},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] J. Tonfat, <i>et al.<\/i>: \u201cAnalyzing the influence of the angles of incidence and rotation on MBU events induced by low LET heavy ions in a 28-nm SRAM-based FPGA,\u201d IEEE Trans. Nucl. Sci. <b>64<\/b> (2017) 2161 (DOI: 10.1109\/TNS.2017.2727479).","DOI":"10.1109\/TNS.2017.2727479"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] X. Du, <i>et al.<\/i>: \u201cSingle event effects sensitivity of low energy proton in Xilinx Zynq-7010 system-on chip,\u201d Microelectron. Reliab. <b>71<\/b> (2017) 65 (DOI: 10.1016\/j.microrel.2017.02.014).","DOI":"10.1016\/j.microrel.2017.02.014"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] F. Moradi, <i>et al.<\/i>: \u201cMulti-level wordline driver for robust SRAM design in nano-scale CMOS technology,\u201d Microelectronics J. <b>45<\/b> (2014) 23 (DOI: 10.1016\/j.mejo.2013.09.009).","DOI":"10.1016\/j.mejo.2013.09.009"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] L. D. T. Dang, <i>et al.<\/i>: \u201cStudying the variation effects of radiation hardened Quatro SRAM bit-cell,\u201d IEEE Trans. Nucl. Sci. <b>63<\/b> (2016) 2399 (DOI: 10.1109\/TNS.2016.2590426).","DOI":"10.1109\/TNS.2016.2590426"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] G. Zhang, <i>et al.<\/i>: \u201cA novel SEU tolerant SRAM data cell design,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150504 (DOI: 10.1587\/elex.12.20150504).","DOI":"10.1587\/elex.12.20150504"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] G. Zhang, <i>et al.<\/i>: \u201cA novel single event upset hardened CMOS SRAM cell,\u201d IEICE Electron. Express <b>9<\/b> (2012) 140 (DOI: 10.1587\/elex.9.140).","DOI":"10.1587\/elex.9.140"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] J. S. Shah, <i>et al.<\/i>: \u201cA 32 kb macro with 8T soft error robust, SRAM cell in 65-nm CMOS,\u201d IEEE Trans. Nucl. Sci. <b>62<\/b> (2015) 1367 (DOI: 10.1109\/TNS.2015.2429589).","DOI":"10.1109\/TNS.2015.2429589"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] L. Sterpone, <i>et al.<\/i>: \u201cAnalysis of SET propagation in flash-based FPGAs by means of electrical pulse injection,\u201d IEEE Trans. Nucl. Sci. <b>57<\/b> (2010) 1820 (DOI: 10.1109\/TNS.2010.2043686).","DOI":"10.1109\/TNS.2010.2043686"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] H. Liang, <i>et al.<\/i>: \u201cA methodology for characterization of SET propagation in SRAM-based FPGAs,\u201d IEEE Trans. Nucl. Sci. <b>63<\/b> (2016) 2985 (DOI: 10.1109\/TNS.2016.2620165).","DOI":"10.1109\/TNS.2016.2620165"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] Y. Du, <i>et al.<\/i>: \u201cA novel layout-based single event transient injection approach to evaluate the soft error rate of large combinational circuits in complimentary metal-oxide-semiconductor bulk technology,\u201d IEEE Trans. Reliab. <b>65<\/b> (2016) 248 (DOI: 10.1109\/TR.2015.2427372).","DOI":"10.1109\/TR.2015.2427372"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] A. M. Keller, <i>et al.<\/i>: \u201cDynamic SEU sensitivity of designs on two 28-nm SRAM-based FPGA architectures,\u201d IEEE Trans. Nucl. Sci. <b>65<\/b> (2018) 280 (DOI: 10.1109\/TNS.2017.2772288).","DOI":"10.1109\/TNS.2017.2772288"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] L. Ding, <i>et al.<\/i>: \u201cRadiation tolerance study of a commercial 65 nm CMOS technology for high energy physics applications,\u201d Nucl. Instrum. Methods Phys. Res. Sect. A <b>831<\/b> (2016) 265 (DOI: 10.1016\/j.nima.2016.03.096).","DOI":"10.1016\/j.nima.2016.03.096"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] M. Bandala and M. J. Joyce: \u201cPhoton radiation testing on commercially available off-the-shelf microcontroller devices,\u201d IEICE Electron. Express <b>9<\/b> (2012) 397 (DOI: 10.1587\/elex.9.397).","DOI":"10.1587\/elex.9.397"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/10\/16_16.20190196\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,25]],"date-time":"2019-05-25T03:23:05Z","timestamp":1558754585000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/10\/16_16.20190196\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":30,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190196","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}