{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,27]],"date-time":"2025-09-27T22:04:35Z","timestamp":1759010675273},"reference-count":33,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20190197","type":"journal-article","created":{"date-parts":[[2019,5,12]],"date-time":"2019-05-12T22:03:05Z","timestamp":1557698585000},"page":"20190197-20190197","source":"Crossref","is-referenced-by-count":4,"title":["A 14 bit 500 MS\/s SHA-less pipelined ADC with a highly linear input buffer and power-efficient supply voltage domain arrangement in 40 nm CMOS"],"prefix":"10.1587","volume":"16","author":[{"given":"Xubin","family":"Chen","sequence":"first","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuan","family":"Li","sequence":"additional","affiliation":[{"name":"China Academy of Space Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yupeng","family":"Shen","sequence":"additional","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiarui","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hua","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Aeronautics and Astronautics, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] S. Devarajan, <i>et al.<\/i>: \u201cA 12-b 10-GS\/s interleaved pipeline ADC in 28-nm CMOS technology,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 3204 (DOI: 10.1109\/JSSC.2017.2747758).","DOI":"10.1109\/JSSC.2017.2747758"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] D. Vecchi, <i>et al.<\/i>: \u201cAn 800 MS\/s dual-residue pipeline ADC in 40 nm CMOS,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 2834 (DOI: 10.1109\/JSSC.2011.2164301).","DOI":"10.1109\/JSSC.2011.2164301"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] M. Chu, <i>et al.<\/i>: \u201cA 10-bit 200-MS\/s zero-crossing-based pipeline ADC in 0.13-\u00b5m CMOS technology,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 2671 (DOI: 10.1109\/TVLSI.2014.2371453).","DOI":"10.1109\/TVLSI.2014.2371453"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] W. Ke, <i>et al.<\/i>: \u201cA 14-bit 100 MS\/s SHA-less pipelined ADC with 89 dB SFDR and 74.5 dB SNR,\u201d IEICE Electron. Express <b>12<\/b> (2015) 20150070 (DOI: 10.1587\/elex.12.20150070).","DOI":"10.1587\/elex.12.20150070"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] Z. K. Zhou, <i>et al.<\/i>: \u201cA 12 bit 120 MS\/s SHA-less pipeline ADC with capacitor mismatch error calibration,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180481 (DOI: 10.1587\/elex.15.20180481).","DOI":"10.1587\/elex.15.20180481"},{"key":"6","unstructured":"[6] R. Wang, <i>et al.<\/i>: \u201cA 3.3 mW 12 MS\/s 10 b pipelined ADC in 90 nm digital CMOS,\u201d IEEE International Solid-state Circuits Conference Digest of Technical Papers (2005) (DOI: 10.1109\/ISSCC.2005.1493977)."},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] D. Kim, <i>et al.<\/i>: \u201cA wideband fully differential source follower,\u201d Analog Integr. Circuits Signal Process. <b>72<\/b> (2012) 155 (DOI: 10.1007\/s10470-011-9750-2).","DOI":"10.1007\/s10470-011-9750-2"},{"key":"8","unstructured":"[8] L. Kull, <i>et al.<\/i>: \u201c28.5 A 10 b 1.5 GS\/s pipelined-SAR ADC with background second-stage common-mode regulation and offset calibration in 14 nm CMOS FinFET,\u201d IEEE International Solid-State Circuits Conference Digest of Technical Papers (2017) (DOI: 10.1109\/ISSCC.2017.7870467)."},{"key":"9","unstructured":"[9] M. Inerfield, <i>et al.<\/i>: \u201cAn 11.5-ENOB 100-MS\/s 8 mW dual-reference SAR ADC in 28 nm CMOS,\u201d IEEE Symposium on VLSI Circuits Digest of Technical Papers (2014) (DOI: 10.1109\/VLSIC.2014.6858453)."},{"key":"10","unstructured":"[10] B. W. Xu, <i>et al.<\/i>: \u201cA 23 mW 24 GS\/s 6 b time-interleaved hybrid two-step ADC in 28 nm CMOS,\u201d IEEE Symposium on VLSI Circuits Digest of Technical Papers (2016) (DOI: 10.1109\/VLSIC.2016.7573535)."},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] J. Fang, <i>et al.<\/i>: \u201cA 5-GS\/s 10-b 76-mW time-interleaved SAR ADC in 28 nm CMOS,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>64<\/b> (2017) 1673 (DOI: 10.1109\/TCSI.2017.2661481).","DOI":"10.1109\/TCSI.2017.2661481"},{"key":"12","unstructured":"[12] K. Tanaka, <i>et al.<\/i>: \u201cA 1.6 GS\/s 3.17 mW 6-b passive pipelined binary-search ADC with memory effect canceller and reference voltage calibration,\u201d ESSCIRC Conference 2015-41st European Solid-State Circuits Conference Digest of Technical Papers (2015) (DOI: 10.1109\/ESSCIRC.2015.7313893)."},{"key":"13","unstructured":"[13] T.-V. Cao, <i>et al.<\/i>: \u201cA 9-bit 50 MS\/s asynchronous SAR ADC in 28 nm CMOS,\u201d Nordic Microelectronics Conference Digest of Technical Papers (2012) (DOI: 10.1109\/NORCHP.2012.6403105)."},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] S. Roy, <i>et al.<\/i>: \u201cForeground calibration technique of a pipeline ADC using capacitor ratio of multiplying digital-to-analog converter (MDAC),\u201d Microelectronics J. <b>44<\/b> (2013) 1336 (DOI: 10.1016\/j.mejo.2013.09.004).","DOI":"10.1016\/j.mejo.2013.09.004"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] J. F. Wu, <i>et al.<\/i>: \u201cA 240-mW 2.1-GS\/s 52-dB SNDR pipeline ADC using MDAC equalization,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 1818 (DOI: 10.1109\/JSSC.2013.2259013).","DOI":"10.1109\/JSSC.2013.2259013"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] H. Pan, <i>et al.<\/i>: \u201cA 3.3-V 12-b 50-MS\/s A\/D converter in 0.6-\u00b5m CMOS with over 80-dB SFDR,\u201d IEEE J. Solid-State Circuits <b>35<\/b> (2000) 1769 (DOI: 10.1109\/4.890290).","DOI":"10.1109\/4.890290"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] L. Zhao, <i>et al.<\/i>: \u201cA high speed low power latched comparator for SHA-less pipelined ADC,\u201d J. Circuits Syst. Comput. <b>22<\/b> (2013) 1350004 (DOI: 10.1142\/S0218126613500047).","DOI":"10.1142\/S0218126613500047"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] L. Li, <i>et al.<\/i>: \u201cA novel input buffer used for SHA-less pipeline ADC,\u201d Appl. Mech. Mater. <b>678<\/b> (2014) 501 (DOI: 10.4028\/www.scientific.net\/AMM.678.501).","DOI":"10.4028\/www.scientific.net\/AMM.678.501"},{"key":"19","unstructured":"[19] K. Hadidi, <i>et al.<\/i>: \u201cA highly linear cascode-driver CMOS source-follower buffer,\u201d IEEE International Conference on Electronics, Circuits, and Systems Digest of Technical Papers (1996) (DOI: 10.1109\/ICECS.1996.584657)."},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] I. Ahmed, <i>et al.<\/i>: \u201cA low-power capacitive charge pump based pipelined ADC,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 1016 (DOI: 10.1109\/JSSC.2010.2042524).","DOI":"10.1109\/JSSC.2010.2042524"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] W.-C. Song, <i>et al.<\/i>: \u201cA 10-b 20-Msample\/s low-power CMOS ADC,\u201d IEEE J. Solid-State Circuits <b>30<\/b> (1995) 514 (DOI: 10.1109\/4.384164).","DOI":"10.1109\/4.384164"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] A. M. A. Ali, <i>et al.<\/i>: \u201cA 14-bit 125 MS\/s IF\/RF sampling pipelined ADC with 100 dB SFDR and 50 fs Jitter,\u201d IEEE J. Solid-State Circuits <b>41<\/b> (2006) 1846 (DOI: 10.1109\/JSSC.2006.875291).","DOI":"10.1109\/JSSC.2006.875291"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] M. V. Campos and C. A. R. Filho: \u201cA high-speed low-distortion CMOS source follower buffer,\u201d IEEE Latin Am. Trans. <b>11<\/b> (2013) 677 (DOI: 10.1109\/TLA.2013.6533954).","DOI":"10.1109\/TLA.2013.6533954"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] A. M. A. Ali, <i>et al.<\/i>: \u201cA 14 bit 1 GS\/s RF sampling pipelined ADC with background calibration,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 2857 (DOI: 10.1109\/JSSC.2014.2361339).","DOI":"10.1109\/JSSC.2014.2361339"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] A. M. A. Ali, <i>et al.<\/i>: \u201cA 16-bit 250-MS\/s IF sampling pipelined ADC with background calibration,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 2602 (DOI: 10.1109\/JSSC.2010.2073194).","DOI":"10.1109\/JSSC.2010.2073194"},{"key":"26","unstructured":"[26] C. Constantinescu: \u201cImpact of deep submicron technology on dependability of VLSI circuits,\u201d International Conference on Dependable Systems and Networks Digest of Technical Papers (2002) (DOI: 10.1109\/DSN.2002.1028901)."},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] R. Pelliconi, <i>et al.<\/i>: \u201cPower efficient charge pump in deep submicron standard CMOS technology,\u201d IEEE J. Solid-State Circuits <b>38<\/b> (2003) 1068 (DOI: 10.1109\/JSSC.2003.811991).","DOI":"10.1109\/JSSC.2003.811991"},{"key":"28","unstructured":"[28] B. Yu, <i>et al.<\/i>: \u201cReverse short-channel effects and channel-engineering in deep-submicron MOSFETs: Modeling and optimization,\u201d IEEE Symposium on VLSI Circuits Digest of Technical Papers (1996) (DOI: 10.1109\/VLSIT.1996.507833)."},{"key":"29","unstructured":"[29] Y. Z. Dong, <i>et al.<\/i>: \u201c15.5 A 930 mW 69 dB-DR 465 MHz-BW CT 1\u20132 MASH ADC in 28 nm CMOS,\u201d IEEE International Solid-state Circuits Conference Digest of Technical Papers (2016) (DOI: 10.1109\/ISSCC.2016.7418015)."},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] M. Brandolini, <i>et al.<\/i>: \u201cA 5 GS\/s 150 mW 10 b SHA-less pipelined\/SAR hybrid ADC for direct-sampling systems in 28 nm CMOS,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 2922 (DOI: 10.1109\/JSSC.2015.2464684).","DOI":"10.1109\/JSSC.2015.2464684"},{"key":"31","unstructured":"[31] L. Li, <i>et al.<\/i>: \u201cA 12 bit 500 MS\/S SHA-less ADC in 0.18 um CMOS,\u201d IEEE International Nanoelectronics Conference Digest of Technical Papers (2016) (DOI: 10.1109\/INEC.2016.7589282)."},{"key":"32","doi-asserted-by":"publisher","unstructured":"[32] C. Y. Chen, <i>et al.<\/i>: \u201cA 12-bit 3 GS\/s pipeline ADC with 0.4 mm 2 and 500 mW in 40 nm digital CMOS,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 1013 (DOI: 10.1109\/JSSC.2012.2185192).","DOI":"10.1109\/JSSC.2012.2185192"},{"key":"33","unstructured":"[33] M. Ni, <i>et al.<\/i>: \u201cA 12 bit 800 MS\/s time-interleaving pipeline ADC in 65 nm CMOS,\u201d IEEE International Conference on Electron Devices and Solid-State Circuits Digest of Technical Papers (2016) (DOI: 10.1109\/EDSSC.2016.7785290)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/11\/16_16.20190197\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,15]],"date-time":"2019-06-15T03:26:07Z","timestamp":1560569167000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/11\/16_16.20190197\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":33,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190197","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}