{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,4,25]],"date-time":"2023-04-25T16:03:37Z","timestamp":1682438617172},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20190201","type":"journal-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T18:03:04Z","timestamp":1558029784000},"page":"20190201-20190201","source":"Crossref","is-referenced-by-count":1,"title":["A 0.75 V reference clamping sense amplifier for low-power high-density ReRAM with dynamic pre-charge technique"],"prefix":"10.1587","volume":"16","author":[{"given":"Jiahao","family":"Yin","sequence":"first","affiliation":[{"name":"Key Laboratory of Microelectronics Devices & Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chunmeng","family":"Dou","sequence":"additional","affiliation":[{"name":"Key Laboratory of Microelectronics Devices & Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Danian","family":"Dong","sequence":"additional","affiliation":[{"name":"Key Laboratory of Microelectronics Devices & Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jie","family":"Yu","sequence":"additional","affiliation":[{"name":"Key Laboratory of Microelectronics Devices & Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoxin","family":"Xu","sequence":"additional","affiliation":[{"name":"Key Laboratory of Microelectronics Devices & Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qing","family":"Luo","sequence":"additional","affiliation":[{"name":"Key Laboratory of Microelectronics Devices & Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tiancheng","family":"Gong","sequence":"additional","affiliation":[{"name":"Key Laboratory of Microelectronics Devices & Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lu","family":"Tai","sequence":"additional","affiliation":[{"name":"Key Laboratory of Microelectronics Devices & Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Yuan","sequence":"additional","affiliation":[{"name":"Key Laboratory of Microelectronics Devices & Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoyong","family":"Xue","sequence":"additional","affiliation":[{"name":"AISC and System State Key Lab, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming","family":"Liu","sequence":"additional","affiliation":[{"name":"Key Laboratory of Microelectronics Devices & Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hangbing","family":"Lv","sequence":"additional","affiliation":[{"name":"Key Laboratory of Microelectronics Devices & Integrated Technology, Institute of Microelectronics, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] R. Cao, <i>et al.<\/i>: \u201cImprovement of device reliability by introducing a BEOL-compatible TiN barrier layer in CBRAM,\u201d IEEE Electron Device Lett. <b>38<\/b> (2017) 1371 (DOI: 10.1109\/LED.2017.2746738).","DOI":"10.1109\/LED.2017.2746738"},{"key":"2","unstructured":"[2] Q. Luo, <i>et al.<\/i>: \u201cDemonstration of 3D vertical RRAM with ultra low-leakage, high-selectivity and self-compliance memory cells,\u201d IEEE International Electron Devices Meeting (IEDM) (2015) 10.2.1 (DOI: 10.1109\/IEDM.2015.7409667)."},{"key":"3","unstructured":"[3] X. Xu, <i>et al.<\/i>: \u201c40\u00d7 retention improvement by eliminating resistance relaxation with high temperature forming in 28 nm RRAM chip,\u201d IEEE International Electron Devices Meeting (IEDM) (2018) 20.1.1 (DOI: 10.1109\/IEDM.2018.8614593)."},{"key":"4","unstructured":"[4] J. Liu, <i>et al.<\/i>: \u201cResistive switching memory towards embedded application in 28 nm node and beyond,\u201d IEEE International Conference on Electron Devices and Solid State Circuits (EDSSC) (2018) 1 (DOI: 10.1109\/EDSSC.2018.8487069)."},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] D.-b Kong, <i>et al.<\/i>: \u201cA robust, subthreshold 12 T SRAM bitcell with BL leakage compensation and bit-interleaving capability,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180758 (DOI: 10.1587\/elex.15.20180758).","DOI":"10.1587\/elex.15.20180758"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] M. Chang, <i>et al.<\/i>: \u201cA high-speed 7.2-ns read-write random access 4-Mb embedded resistive RAM (ReRAM) macro using process-variation-tolerant current-mode read schemes,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 878 (DOI: 10.1109\/JSSC.2012.2230515).","DOI":"10.1109\/JSSC.2012.2230515"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] Y.-S. Park, <i>et al.<\/i>: \u201cA novel sensing algorithm for spin-transfer-torque magnetic RAM (STT-MRAM) by utilizing dynamic reference,\u201d IEICE Electron. Express <b>9<\/b> (2012) 153 (DOI: 10.1587\/elex.9.153).","DOI":"10.1587\/elex.9.153"},{"key":"8","unstructured":"[8] C. Kim, <i>et al.<\/i>: \u201c7.4 A covalent-bonded cross-coupled current-mode sense amplifier for STT-MRAM with 1t1mtj common source-line structure array.\u201d Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) (2015) 1 (DOI: 10.1109\/ISSCC.2015.7062962)."},{"key":"9","unstructured":"[9] M. Chang, <i>et al.<\/i>: \u201c19.4 embedded 1 Mb ReRAM in 28 nm CMOS with 0.27-to-1 V read using swing-sample-and-couple sense amplifier and self-boost-write-termination scheme,\u201d Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) (2014) 332 (DOI: 10.1109\/ISSCC.2014.6757457)."},{"key":"10","unstructured":"[10] M. Jefremow, <i>et al.<\/i>: \u201cTime-differential sense amplifier for sub-80 mV bitline voltage embedded STT-MRAM in 40 nm CMOS,\u201d Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) (2013) 216 (DOI: 10.1109\/ISSCC.2013.6487706)."},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] J. Kim, <i>et al.<\/i>: \u201cA split-path sensing circuit for spin torque transfer MRAM,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>61<\/b> (2014) 193 (DOI: 10.1109\/TCSII.2013.2296136).","DOI":"10.1109\/TCSII.2013.2296136"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] T. Na, <i>et al.<\/i>: \u201cA double-sensing-margin offset-canceling dual-stage sensing circuit for resistive nonvolatile memory,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>62<\/b> (2015) 1109 (DOI: 10.1109\/TCSII.2015.2468993).","DOI":"10.1109\/TCSII.2015.2468993"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] M.-F. Chang, <i>et al.<\/i>: \u201cA low-voltage bulk-drain-driven read scheme for Sub-0.5 V 4 Mb 65 nm logic-process compatible embedded resistive RAM (ReRAM) macro,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 2250 (DOI: 10.1109\/JSSC.2013.2259713).","DOI":"10.1109\/JSSC.2013.2259713"},{"key":"14","unstructured":"[14] L. Yang, <i>et al.<\/i>: \u201cA body-biasing of readout circuit for STT-RAM with improved thermal reliability,\u201d IEEE International Symposium on Circuits and Systems (ISCAS) (2015) 1530 (DOI: 10.1109\/ISCAS.2015.7168937)."},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] M. Chang, <i>et al.<\/i>: \u201cAn asymmetric-voltage-biased current-mode sensing scheme for fast-read embedded flash macros,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 2188 (DOI: 10.1109\/JSSC.2015.2424972).","DOI":"10.1109\/JSSC.2015.2424972"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] T. Na, <i>et al.<\/i>: \u201cAn offset-tolerant dual-reference-voltage sensing scheme for deep submicrometer STT-RAM,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>24<\/b> (2016) 1361 (DOI: 10.1109\/TVLSI.2015.2453192).","DOI":"10.1109\/TVLSI.2015.2453192"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] J. Kim, <i>et al.<\/i>: \u201cA novel sensing circuit for deep submicron spin transfer torque MRAM (STT-MRAM),\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>20<\/b> (2012) 181 (DOI: 10.1109\/TVLSI.2010.2088143).","DOI":"10.1109\/TVLSI.2010.2088143"},{"key":"18","unstructured":"[18] H. Lv, <i>et al.<\/i>: \u201cBEOL based RRAM with one extra-mask for low cost, highly reliable embedded application in 28 nm node and beyond,\u201d IEEE International Electron Devices Meeting (IEDM) (2017) 2.4.1 (DOI: 10.1109\/IEDM.2017.8268312)."},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] K. Huang, <i>et al.<\/i>: \u201cOptimization scheme to minimize reference resistance distribution of spin-transfer-torque MRAM,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>22<\/b> (2014) 1179 (DOI: 10.1109\/TVLSI.2013.2260365).","DOI":"10.1109\/TVLSI.2013.2260365"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] T. Na, <i>et al.<\/i>: \u201cReference-scheme study and novel reference scheme for deep submicrometer STT-RAM,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>61<\/b> (2014) 3376 (DOI: 10.1109\/TCSI.2014.2327337).","DOI":"10.1109\/TCSI.2014.2327337"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] M. Chang, <i>et al.<\/i>: \u201cChallenges and circuit techniques for energy-efficient on-chip nonvolatile memory using memristive devices,\u201d IEEE J. Emerg. Sel. Topics Circuits Syst. <b>5<\/b> (2015) 183 (DOI: 10.1109\/JETCAS.2015.2426531).","DOI":"10.1109\/JETCAS.2015.2426531"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] J. Kim, <i>et al.<\/i>: \u201cSTT-MRAM sensing circuit with self-body biasing in deep submicron technologies,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>22<\/b> (2014) 1630 (DOI: 10.1109\/TVLSI.2013.2272587).","DOI":"10.1109\/TVLSI.2013.2272587"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] M. Chang, <i>et al.<\/i>: \u201cAn offset-tolerant fast-random-read current-sampling-based sense amplifier for small-cell-current nonvolatile memory,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 864 (DOI: 10.1109\/JSSC.2012.2235013).","DOI":"10.1109\/JSSC.2012.2235013"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] H. Nho, <i>et al.<\/i>: \u201cNumerical estimation of yield in sub-100-nm SRAM design using Monte Carlo simulation,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>55<\/b> (2008) 907 (DOI: 10.1109\/TCSII.2008.923411).","DOI":"10.1109\/TCSII.2008.923411"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] E. Seevinck, <i>et al.<\/i>: \u201cCurrent-mode techniques for high-speed VLSI circuits with application to current sense amplifier for CMOS SRAM\u2019s,\u201d IEEE J. Solid-State Circuits <b>26<\/b> (1991) 525 (DOI: 10.1109\/4.75050).","DOI":"10.1109\/4.75050"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] T. Na, <i>et al.<\/i>: \u201cComparative study of various latch-type sense amplifiers,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>22<\/b> (2014) 425 (DOI: 10.1109\/TVLSI.2013.2239320).","DOI":"10.1109\/TVLSI.2013.2239320"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] R. Singh and N. Bhat: \u201cAn offset compensation technique for latch type sense amplifiers in high-speed low-power SRAMs,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>12<\/b> (2004) 652 (DOI: 10.1109\/TVLSI.2004.827566).","DOI":"10.1109\/TVLSI.2004.827566"},{"key":"28","unstructured":"[28] H. Lv, <i>et al.<\/i>: \u201cAtomic view of filament growth in electrochemical memristive elements,\u201d Sci. Rep. <b>5<\/b> (2015) 13311 (DOI: 10.1038\/srep13311)."},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] D. Dong, <i>et al.<\/i>: \u201cThe impact of RTN signal on array level resistance fluctuation of resistive random access memory,\u201d IEEE Electron Device Lett. <b>39<\/b> (2018) 676 (DOI: 10.1109\/LED.2018.2821681).","DOI":"10.1109\/LED.2018.2821681"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] X. Xue, <i>et al.<\/i>: \u201cDynamic data-dependent reference to improve sense margin and speed of magnetoresistive random access memory,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>64<\/b> (2017) 186 (DOI: 10.1109\/TCSII.2016.2554998).","DOI":"10.1109\/TCSII.2016.2554998"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/12\/16_16.20190201\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,28]],"date-time":"2019-06-28T23:28:15Z","timestamp":1561764495000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/12\/16_16.20190201\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":30,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190201","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}