{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,4]],"date-time":"2024-08-04T16:34:30Z","timestamp":1722789270813},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2019]]},"DOI":"10.1587\/elex.16.20190212","type":"journal-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T01:08:23Z","timestamp":1558573703000},"page":"20190212-20190212","source":"Crossref","is-referenced-by-count":2,"title":["Design of low-power low-area asynchronous iterative multiplier"],"prefix":"10.1587","volume":"16","author":[{"given":"Heng","family":"You","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Yong","family":"Hei","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"}]},{"given":"Jia","family":"Yuan","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"}]},{"given":"Weidi","family":"Tang","sequence":"additional","affiliation":[{"name":"University of Science and Technology of China"}]},{"given":"Xu","family":"Bai","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Shushan","family":"Qiao","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] Z. Huang and M. D. Ercegovac: \u201cHigh-performance low-power left-to-right array multiplier design,\u201d IEEE Trans. Comput. <b>54<\/b> (2005) 272 (DOI: 10.1109\/TC.2005.51).","DOI":"10.1109\/TC.2005.51"},{"key":"2","unstructured":"[2] A. K. Sahu and L. Kumre: \u201cLow-power less-area bypassing-based multiplier design,\u201d ICICI (2017) 522 (DOI: 10.1109\/ICICI.2017.8365186)."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] X. Zhang, <i>et al.<\/i>: \u201c32 bit \u00d7 32 bit multiprecision Razor-based dynamic voltage scaling multiplier with operands scheduler,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>22<\/b> (2014) 759 (DOI: 10.1109\/TVLSI.2013.2252032).","DOI":"10.1109\/TVLSI.2013.2252032"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] K.-H. Chen and Y.-S. Chu: \u201cA low-power multiplier with the spurious power suppression technique,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>15<\/b> (2007) 846 (DOI: 10.1109\/TVLSI.2007.899242).","DOI":"10.1109\/TVLSI.2007.899242"},{"key":"5","unstructured":"[5] G. Challa Ram, <i>et al.<\/i>: \u201cDesign of delay efficient modified 16 bit Wallace multiplier,\u201d RTEICT (2016) 1887 (DOI: 10.1109\/RTEICT.2016.7808163)."},{"key":"6","unstructured":"[6] H. Lee: \u201cA power-aware scalable pipelined booth multiplier,\u201d Proc. IEEE Int. SOC Conf. (2004) 123 (DOI: 10.1109\/SOCC.2004.1362373)."},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] Z. Liu, <i>et al.<\/i>: \u201cAn efficient floating-point multiplier for digital signal processors,\u201d IEICE Electron. Express <b>11<\/b> (2014) 20140078 (DOI: 10.1587\/elex.11.20140078).","DOI":"10.1587\/elex.11.20140078"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] S.-R. Kuang and J.-P. Wang: \u201cDesign of power-efficient configurable booth multiplier,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>57<\/b> (2010) 568 (DOI: 10.1109\/TCSI.2009.2023763).","DOI":"10.1109\/TCSI.2009.2023763"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] S. Balamurugan, <i>et al.<\/i>: \u201cDesign of low power fixed-width multiplier with row bypassing,\u201d IEICE Electron. Express <b>9<\/b> (2012) 1568 (DOI: 10.1587\/elex.9.1568).","DOI":"10.1587\/elex.9.1568"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] O. Gustafsson: \u201cLower bounds for constant multiplication problems,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>54<\/b> (2007) 974 (DOI: 10.1109\/TCSII.2007.903212).","DOI":"10.1109\/TCSII.2007.903212"},{"key":"11","unstructured":"[11] B. Parhami: <i>Computer Arithmetic Algorithms and Hardware Designs<\/i> (Oxford Univ. Press, Oxford, 2010) 2nd ed. 179."},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] P. A. Beerel and M. E. Roncken: \u201cLow power and energy efficient asynchronous design,\u201d J. Low Power Electron. <b>3<\/b> (2007) 234 (DOI: 10.1166\/jolpe.2007.138).","DOI":"10.1166\/jolpe.2007.138"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] M.-C. Chang, <i>et al.<\/i>: \u201cLow-power asynchronous NCL pipelines with fine-grain power gating and early sleep,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>61<\/b> (2014) 957 (DOI: 10.1109\/TCSII.2014.2362639).","DOI":"10.1109\/TCSII.2014.2362639"},{"key":"14","unstructured":"[14] N. El-meligy, <i>et al.<\/i>: \u201c130 nm low power asynchronous AES core,\u201d Proc. ISCAS (2017) 1 (DOI: 10.1109\/ISCAS.2017.8050832)."},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] I. Obridko, <i>et al.<\/i>: \u201cMinimal energy asynchronous dynamic adders,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>14<\/b> (2006) 1043 (DOI: 10.1109\/TVLSI.2006.884056).","DOI":"10.1109\/TVLSI.2006.884056"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] R. O. Ozdag, <i>et al.<\/i>: \u201cAn asynchronous low-power high-performance sequential decoder implemented with QDI templates,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>14<\/b> (2006) 975 (DOI: 10.1109\/TVLSI.2006.884049).","DOI":"10.1109\/TVLSI.2006.884049"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] J.-H. Lee, <i>et al.<\/i>: \u201cA low-power implementation of asynchronous 8051 employing adaptive pipeline structure,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>55<\/b> (2008) 673 (DOI: 10.1109\/TCSII.2008.921589).","DOI":"10.1109\/TCSII.2008.921589"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] F. Akopyan, <i>et al.<\/i>: \u201cTruenorth: Design and tool flow of a 65 mw 1 million neuron programmable neurosynaptic chip,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>34<\/b> (2015) 1537 (DOI: 10.1109\/TCAD.2015.2474396).","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] B. Marr, <i>et al.<\/i>: \u201cScaling energy per operation via an asynchronous pipeline,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>21<\/b> (2013) 147 (DOI: 10.1109\/TVLSI.2011.2178126).","DOI":"10.1109\/TVLSI.2011.2178126"},{"key":"20","unstructured":"[20] B. Ghavami and H. Pedram: \u201cDesign of dual threshold voltages asynchronous circuits,\u201d Proc. ISLPED (2008) 185 (DOI: 10.1145\/1393921.1393970)."},{"key":"21","unstructured":"[21] B. Z. Tang and F. Lane: \u201cLow power QDI asynchronous FFT,\u201d Proc. ASYNC (2016) 87 (DOI: 10.1109\/ASYNC.2016.17)."},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] M. Rusci, <i>et al.<\/i>: \u201cAn event-driven ultra-low-power smart visual sensor,\u201d IEEE Sensors J. <b>16<\/b> (2016) 5344 (DOI: 10.1109\/JSEN.2016.2556421).","DOI":"10.1109\/JSEN.2016.2556421"},{"key":"23","unstructured":"[23] K.-S. Chong, <i>et al.<\/i>: \u201cSense amplifier half-buffer (SAHB) A low-power high-performance asynchronous logic QDI cell template,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>25<\/b> (2017) 402 (DOI: 10.1109\/TVLSI.2016.2583118)."},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] W.-G. Ho, <i>et al.<\/i>: \u201cLow power subthreshold asynchronous QDI 32-bit ALU based on autonomous signal-validity half-buffer (ASVHB),\u201d IET Circuits Dev. Syst. <b>9<\/b> (2015) 309 (DOI: 10.1049\/iet-cds.2014.0103).","DOI":"10.1049\/iet-cds.2014.0103"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] T.-T. Liu and J. M. Rabaey: \u201cA 0.25 V 460 nW asynchronous neural signal processor with inherent leakage suppression,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 897 (DOI: 10.1109\/JSSC.2013.2239096).","DOI":"10.1109\/JSSC.2013.2239096"},{"key":"26","unstructured":"[26] Y. Liu and S. Furber: \u201cThe design of a low power asynchronous multiplier,\u201d Proc. ISLPED (2004) 301 (DOI: 10.1109\/LPE.2004.241065)."},{"key":"27","unstructured":"[27] J. Hensley, <i>et al.<\/i>: \u201cA scalable counterflow-pipelined asynchronous radix-4 booth multiplier,\u201d Proc. ASYNC (2005) 128 (DOI: 10.1109\/ASYNC.2005.6)."},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] P. A. Beerel, <i>et al.<\/i>: <i>A Designer\u2019s Guide to Asynchronous VLSI<\/i> (Cambridge Univ. Press, Cambridge, 2010) 162.","DOI":"10.1017\/CBO9780511674730"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] Y.-W. Lin, <i>et al.<\/i>: \u201cA dynamic scaling FFT processor for DVB-T applications,\u201d IEEE J. Solid-State Circuits <b>39<\/b> (2004) 2005 (DOI: 10.1109\/JSSC.2004.835815).","DOI":"10.1109\/JSSC.2004.835815"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] Y. Chen, <i>et al.<\/i>: \u201cA 2.4-Gsample\/s DVFS FFT processor for MIMO OFDM communication systems,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 1260 (DOI: 10.1109\/JSSC.2008.920320).","DOI":"10.1109\/JSSC.2008.920320"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/11\/16_16.20190212\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,15]],"date-time":"2019-06-15T03:26:10Z","timestamp":1560569170000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/16\/11\/16_16.20190212\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019]]},"references-count":30,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.16.20190212","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019]]}}}